che Intro to Paging> ARM Cortex-M: Memory Protection Unit (MPU) Memory protection segmentation 1.1) segmentation. tetuling instra: 'cs' (whe segment) regs Stack operations 1-pop/push; 'SS' (stack segment)

other = cls (data segment) or 'es' (extra segment) I adelitional . Fs', Gs' - (offset + segment size + access
permission) bootlander: sets the access permissions, for each -> Our /zonnel nonson paging. 1.2) Paging. one-to-one pages - frames (内视中域内 virt addr) (内视 VGA) (identity mapped) consinidelen pregnantation l'internal trage-) · Page Table. Pie page tout = CR2 page + prame + flags. convently active tuble = CR3 con x86) translation cache (page > trume) = TLB · untitlevel PT on X86 offsot 4-level page table ([0=11], [12:20], [21:29], [30:38], [39:4)] a page of 4 KiB size (512 entries, can 8 bytes) [48=63] = 6,6-47 (sign-extension). CAS. 5-lovel:[48=5]] Ice lake Intel C/U - PTF2 (& bytes) [12:5/]: Physical address. (496 bits aligned (水为式见下及) >> TO=117 = 0 52 bits phy flags addr' 扫描全能王