


5	4	3	2	1
D	c	B	A	D
Rev	Drawn	Description of change(s)		Date
A	DEN	Initial Schematic		7/28/04
A	DEN	Changes after testing prototype boards		11/09/04
01	DJS	Text & Sh. size cleanup. R193 to NO_STUFF & Rev B to 01		11/09/04
01	DEN/DJS	Part description changes to correct package sizes		11/23/04
01	DJS	Added R79-10K Pull-up to PIRQ_N - Touch Screen Interrupt.		11/29/04
01	DJS	Routed CF_CD2_N through the CPLD for use with GPIO10		12/07/04
A	DJS	55001149-01 board changes - 27-dec-04 rework.doc (To -02)		01/03/05
A	DJS	Added Power Supply sequencing disclaimer on sheet 12		06/21/05
A	DJS	Changed Compact Flash addressing		01/28/05
A	DJS	Changed cover page title block		02/18/05
B	DJS	Global Change - Cooper to NS9360. Added Bootstrap Table on Sheet 9		10/12/05
C	DJS	Updated Bootstrap Table on Sheet 9, and added Errata comments.		05/03/05


Table of Contents:


1. Cover
2. NS9360 System functions
3. Memory Interface and buffer resistors
4. Flash, SDRAM, SPI EEPROM
5. GPIO, I2C , LEDs and Push buttons
6. USB
7. Phy Interface
8. Compact Flash
9. RS232 Outputs + Bootstrap Table
10. LCD Interface and Touch Screen
11. NS9360 Power Supply pins and filter caps
12. Power Supply


**REF SCH 30006401-02 REV D  
USE BOM 55001149-02**


NetSilicon - A Digi International Co.		
Title		
NS9360 Development Board		
Size B	Document Number	Rev D
30006401-02		
Date: Thursday, May 04, 2006 Sheet 1 of 12		














USB & EMI Resistors	
Title	NS9360 Development Board
Size	Document Number
B	30006401-02
	Rev D
Date: Thursday, May 04, 2006	Sheet 6 of 12



Ethernet PHY Interface		
Title: NS9360 Development Board		
Size	Document Number	Rev
B	30006401-02	D
	Date: Thursday, May 04, 2006	Sheet 7 of 12




NS9360 Bootstrap Table			
IMPORTANT: All bootstrap inputs have an internal pull-up, and are latched (5 x1_sys_osc clock cycles after reset_n is deasserted (goes high)			
rtck - byte_lane_sel_n[3:0] Static Chip select 1			
rtck PB S_CS1 mode			
1 0 Write Enable			
0 1 Byte Lane Enable			
No pull-down defaults to Write Enable (rtck into FS is inverted)			
reset_done - Boot Up Mode			
reset_done BMM Boot Up Mode			
0 0 Boot from SPI on Serial port B			
1 1 Boot from S_CS1 Flash/ROM			
No pull-down boots from S_CS1 Flash/ROM			
gpio[2][0] - PLL FS[1:0] (PLL Frequency Select)			
gpio FS Divide by			
10 00 1			
11 01 2			
00 10 4			
01 11 8			
No pull-down defaults to Divide by 2 (gpio[2] into FS is inverted)			
gpio[17],[12],[10],[8],[4] - PLL ND[4:0] (PLL Multiplier, ND+1).			
Sample clock frequency setting with 29.4912 MHz input clock and FS/2			
gpio PLLND ND+1 Frequency (MHz)			
10010 10111 24 176.9472			
10001 10100 21 154.8288			
01000 01101 14 103.2192			
gpio[10] and [4] into PLLND are inverted.			
ND+1 of 24 = 176.9472MHz, pull-down GPIO[12], GPIO[10], GPIO[4]			
ND+1 of 21 = 154.8288MHz, pull-down GPIO[12], GPIO[10], GPIO[8]			
ND+1 of 14 = 103.2192MHz, pull-down GPIO[17], GPIO[10], GPIO[8], GPIO[4]			
Note: No pull-downs = ND+1 of 27. This is out of range for the NS9360.			
gpio[19] - Reserved.			
gpio PLLBP Mode			
0 0 PLL is bypassed			
1 1 PLL Not bypassed			
No pull-down enables the PLL (Should NEVER be pulled down during boot)			
gpio[24],[20] - Static Chip select 1 data width			
gpio MW Data Width			
01 00 8 bits			
00 01 16 bits			
11 10 32 bits			
10 11 Reserved			
No pull-down defaults to x32 bit Flash/ROM (gpio[20] into MW is inverted)			
gpio[44] - Endian Mode			
gpio END Mode			
1 0 Little endian			
0 1 Big endian			
No pull-down defaults to Little endian (gpio[44] into END is inverted)			
gpio[49] - Static Chip select 1 polarity			
gpio PC S_CS1 polarity			
1 0 Active low			
0 1 Active high			
No pull-down defaults to Active low (gpio[49] into PC is inverted)			



### Notice

Hardware work-a-rounds may be required for Uart Errata's (Gap Timer & CTS Flow control). See NS9360 Errata found on <http://www.digi.com> (Support, Documentation)



### RS232 Outputs & Bootstrap Table

Title	
NS9360 Development Board	

Size B Document Number Rev D  
30006401-02

Date: Thursday, May 04, 2006 Sheet 9 of 12

