

Advanced Microelectronics Lab

(ELCT 1005)

Lab Report 1

Mohamed Tarek 49-7879

Martel Megalaa 49-3843

Abdelrahman Ayman 52-15037

Introduction:

Over the years, as the demand for enhanced graphics performance and flexibility has grown, the integration of VGA with Field-Programmable Gate Arrays (FPGAs) has emerged as a powerful solution.

It is required in this lab to control the LCD screen (640x480) to display a fixed color using RGB combinations and an image of your choice to be displayed in place on the screen.

Video Graphics Array (VGA), is used as an interface between the FPGA and the LCD screen. It controls the signals timing on the monitor using the Horizontal-sync for the scan line process and Vertical-sync for the frame process.

Task 1:

A. Methodology and Implementation


First, a VGA controller module is implemented to control the signals and their timings. 5 inputs (clk, reset, Rin, Gin, Bin) and 5 outputs (R, G, B, hsync, vsync) were used. Because the VGA operates only at 25MHz while the FPGA (basys3) operates at 100MHz, a clock divider has been used in such way that every 2 clock cycles (rising edge) correspond to half a cycle in the 25MHz clock (every 2 clock cycles of 100MHz the 25MHz clock signal changes). The three switches Rin, Gin, and Bin were responsible for the switching of the 8 different color combinations. For the outputs R, G, and B each represent 4 bits. Hsync and vsync outputs are used as signals for writing each pixel on the screen. To understand how this works, pixels start getting written from top left moving horizontally. After each row ends, hsync signal is used to increment the line row and starting writing the pixels. Once all the rows are done, the vsync signal is used to repeat the whole cycle with a new clear frame (simulations were run to ensure timings are working properly and clock cycles are right).

2 processes were used one for the vsync while the other for the hsync. Constants of the waveforms, sync pulse time, display time, pulse width, front porch, and back porch were all used following their respective clock cycles. To conclude, whenever both the vsync and the hsync are in their display mode, RGB outputs can be displayed depending on the input switches.


B. Output

Depending on the switch inputs, the color on the screen changes.
(File attached in the drive)

C. Area Utilization



D. Power Utilization



Task 2:

A. Methodology and Implementation


Primary, an image is converted to a coe file with each pixel representing a 12-bit RGB representation either using MATLAB or Python code (MATLAB was used).

Due to the FPGA's limited memory, a restricted 300x300 image could be used.

$$(300 \times 300) \times 12 \text{ bits} = 90000 \times 12 \text{ bits}$$

Nothing much changed from the first task except that display is on for only the first 300 pixels while the rest are set as 0's (black). Once all the 90000 pixels are read and the normal full vsync and hsync cycles complete (640x480) the image is displayed on the screen.

B. Output



C. Area Utilization

vga_controller_copy - [F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.xpr] - Vivado 2020.1

File Edit Flow Tools Reports Window Layout View Help Quick Access write_bitstream Complete

Flow Navigator PROJECT MANAGER Settings Add Sources Language Templates IP Catalog IP INTEGRATOR Create Block Design Open Block Design Generate Block Design SIMULATION Run Simulation RTL ANALYSIS Open Elaborated Design SYNTHESIS Run Synthesis Open Synthesized Design IMPLEMENTATION Run Implementation Open Implemented Design Constraints Wizard Edit Timing Constraints

Sources Netlist

VGA_IMAGE_stream

Nets (537)

Leaf Cells (324)

mem0 (blk_mem_gen_0)

Source File Properties

bitstream_vga.vhd

General Properties

Project Summary Device bitstream_vga.vhd

utilization_of_displayedImage

Tcl Console Messages Log Reports Design Runs Power DRC Methodology Timing Utilization

Hierarchy

Name	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Slice (8150)	LUT as Logic (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
VGA_IMAGE_stream	271	168	27	155	271	30.5	16	2
mem0 (blk_mem_gen_0)	153	38	27	79	153	30.5	0	0

utilization_of_displayedImage


Type here to search

29°C

13:24

01/03/2024

D. Power Utilization



CONCLUSION:

A fixed image was successfully displayed on a VGA 640x480 display thanks to the successful implementation of VHDL code. The image was successfully displayed on the VGA screen by assigning the correct RGB values to each pixel. Working on the VGA can be a bit confusing but at the end it is quite rewarding.

Facing certain difficulties such as the FPGA's limited memory and assigning the correct vsync and hsync signals clock cycles.

Expecting that the image display would use more area and power than displaying a single color on the screen even though the image is on a smaller scale.

APPENDIX:

Task1:

```

2 |
3 | library IEEE;
4 | use IEEE.STD_LOGIC_1164.ALL;
5 | use ieee.std_logic_unsigned.all;
6 | use ieee.numeric_std.all;
7 |
8 | -- Uncomment the following library declaration if using
9 | -- arithmetic functions with Signed or Unsigned values
10 | --use IEEE.NUMERIC_STD.ALL;
11 |
12 | -- Uncomment the following library declaration if instantiating
13 | -- any Xilinx leaf cells in this code.
14 | --library UNISIM;
15 | --use UNISIM.VComponents.all;
16 |
17 | entity VGA_Module is
18 |     Port ( clk : in STD_LOGIC;
19 |           reset : in std_logic;
20 |           Rin,Gin,Bin: in std_logic;
21 |           R,G,B: out std_logic_vector(3 downto 0) ;
22 |           hsync,vsync:out std_logic);
23 |
24 | end VGA_Module;
25 |
26 | architecture Behavioral of VGA_Module is
27 |
28 |
29 |     signal clk_out1: std_logic:='1';
30 |     signal hsyn,vsyn:std_logic;
31 |     signal vdisplay,hdisplay:std_logic:='1';
32 |
33 | begin
34 |
35 |     hsync <= hsyn;|
36 |     vsync<=vsyn;
37 |
38 |
39 |     clocking:process (clk)
40 |     variable count:integer := 0;
41 |     begin
42 |     if rising_edge(clk) then
43 |         count := count+1;
44 |         if count = 2 then
45 |             clk_out1 <= not clk_out1;
46 |             count := 0;
47 |         end if;
48 |     end if;
49 |     end process;
50 |
51 |
52 |     scan_line:process(clk_out1,reset)
53 |     constant TFP: integer:= 16;
54 |     constant TDISP : integer:= 640;
55 |     constant TFW: integer:=96;
56 |     constant TBP: integer:=48;
57 |     variable Hcount : integer:=0;

```

```

2 | begin
3 |     if (reset = '1') then
4 |         Hcount := 0;
5 |         hsyn <= '1';
6 |         hdisplay <= '1';
7 |     elsif rising_edge(clk_out1) then
8 |
9 |         Hcount := Hcount+1;
10 |         if (Hcount = TDISP ) then
11 |             hdisplay <= '0';
12 |         end if;
13 |         if (Hcount = TDISP+TFP ) then
14 |             hsyn <= '0';
15 |         end if;
16 |         if (Hcount = TDISP+TFP+TPW) then
17 |             hsyn <= '1';
18 |         end if;
19 |
20 |         if (Hcount = TFP+TPW+TBP+TDISP) then
21 |             Hcount := 0;
22 |             hsyn <= '1';
23 |             hdisplay <= '1';
24 |
25 |         END IF;
26 |
27 |     end if;
28 | end process;
29 |
30 |
31 | process(clk_out1,reset)
32 |     constant TFP: integer:= 8000;
33 |
34 |
35 |     constant TVDISP300 : integer:= 240000;
36 |     constant TDISP: integer:= 384000;
37 |     constant TPW: integer:= 1600;
38 |     constant TBP: integer:= 26400;
39 |     variable Vcount : integer:= 0;
40 | begin
41 |     if (reset = '1') then
42 |         Vcount := 0;
43 |         vsyn <= '1';
44 |         vdisplay <= '1';
45 |     elsif rising_edge(clk_out1) then
46 |         Vcount := Vcount+1;
47 |         if (Vcount = TVDISP300 ) then
48 |             vdisplay <= '0';
49 |         end if;
50 |         if (Vcount = TDISP+TFP ) then
51 |             vsyn <= '0';
52 |         end if;
53 |         if (Vcount = TDISP+TFP+TPW) then
54 |             vsyn <= '1';
55 |         end if;
56 |
57 |
58 |         if (Vcount = TFP+TPW+TBP+TDISP) then
59 |             vdisplay <= '1';
60 |             Vcount := 0;
61 |             vsyn <= '1';

```



```
        END IF;

        end if;
    end process;
    process(vdisplay,hdisplay,reset,clk_out1)

begin
if (vdisplay='1' and hdisplay='1' and reset ='0' )then --and rising_edge(clk_out1)) then
--

        if (Rin = '1') then
            R <= "1111";
        elsif (Rin = '0') then
            R <= "0000";
        end if;

        -----GREEN-----
        if (Gin = '1') then
            G <= "1111";
        elsif (Gin = '0') then
            G <= "0000";
        end if;

        -----BLUE-----
        if (Bin = '1') then
            B <= "1111";
        elsif (Bin = '0') then
            B <= "0000";
        end if;

ELSE

        r <= (others => '0');
        g <= (others => '0');
        b <= (others => '0');

end if ;
end process;
end Behavioral;
```

Task2:

```

22 | library IEEE;
23 | use IEEE.STD_LOGIC_1164.ALL;
24 | use ieee.std_logic_unsigned.all;
25 | use ieee.numeric_std.all;
26 |
27 | -- Uncomment the following library declaration if using
28 | -- arithmetic functions with Signed or Unsigned values
29 | --use IEEE.NUMERIC_STD.ALL;
30 |
31 | -- Uncomment the following library declaration if instantia
32 | -- any Xilinx leaf cells in this code.
33 | --library UNISIM;
34 | --use UNISIM.VComponents.all;
35 |
36 | entity VGA_IMAGE_stream is
37 |     Port ( clk : in STD_LOGIC;
38 |           reset : in std_logic;
39 |           Rin,Gin,Bin: in std_logic;
40 |           R,G,B: out std_logic_vector(3 downto 0) ;
41 |           hsync,vsync:out std_logic);
42 |     --clk_out,
43 |     --flag:out std_logic;
44 |     --dout1: out std_logic_vector(0 downto 0);
45 |     --addr:out std_logic_vector(16 downto 0));
46 | end VGA_IMAGE_stream;
47 |
48 | architecture Behavioral of VGA_IMAGE_stream is
49 |
50 |
51 | component blk_mem_gen_0 IS
52 |     PORT (
53 |
54 |         clka : IN STD_LOGIC;
55 |         wea : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
56 |         addra : IN STD_LOGIC_VECTOR (16 DOWNTO 0);
57 |         dina : IN STD_LOGIC_VECTOR(11 DOWNTO 0);
58 |         douta : OUT STD_LOGIC_VECTOR(11 DOWNTO 0)
59 |     );
60 | END component;
61 |
62 |
63 | signal clk_out1: std_logic:='1';
64 | signal hsyn,vsyn:std_logic;
65 | signal vdisplay,hdisplay:std_logic:='1';
66 | signal address:std_logic_vector(16 downto 0):=(others => '0');
67 | signal dout:std_logic_vector(11 downto 0);
68 |
69 | begin
70 |
71 | --addr <= address;
72 | --vdisp <= vdisplay;
73 | --hdisp <= hdisplay;
74 | --clk_out<=clk_out1;
75 |
76 | hsync <= hsyn;
77 | vsync<=vsyn;
78 | mem0: blk_mem_gen_0 port map(clka => clk_out1,wea =>(others => '0'),addra => address,dina => (others => '0'),douta =>dout);
79 |
80 | --flag<=vdisplay and hdisplay;
81 |
82 |
83 | clocking:process (clk)

```

```

01  clocking:process (clk)
02  variable count:integer := 0;
03  begin
04  if rising_edge(clk) then
05      count := count+1;
06  if count = 2 then
07      clk_out1 <= not clk_out1;
08      count := 0;
09  end if;
10  end if;
11  end process;
12
13
14
15  scan_line:process(clk_out1,reset)
16      constant TFP: integer:= 16;
17      constant TDISP300 : integer:= 300;
18      constant TDISP : integer:= 640;
19      constant TFW: integer:=96;
20      constant TBP: integer:=48;
21      variable Hcount : integer:=0;
22  begin
23  if (reset ='1') then
24      Hcount := 0;
25      hsyn <= '1';
26      hdisplay <= '1';
27  elsif rising_edge(clk_out1) then
28
29      Hcount := Hcount+1;
30  if (Hcount = TDISP300 ) then
31      hdisplay <= '0';

```

```

1      hdisplay <= '0';
2  end if;
3  if (Hcount = TDISP+TFP ) then
4      hsyn <= '0';
5  end if;
6  if (Hcount = TDISP+TFP+TPW) then
7      hsyn <= '1';
8  end if;

```

```

9
10 if (Hcount = TFP+TPW+TBP+TDISP) then
11     Hcount := 0;
12     hsyn <='1';
13     hdisplay <= '1';
14
15 END IF;

```

```

16 end if;
17 end process;

```

```

1 process(clk_out1,reset)
2     constant TFP: integer:= 8000;
3     constant TVDISP300 : integer:= 240000;
4     constant TDISP: integer:= 384000;
5     constant TPW: integer:= 1600;
6     constant TBP: integer:= 26400;
7     variable Vcount : integer:= 0;
8 begin
9     if (reset ='1') then
10        Vcount := 0;
11        vsyn <= '1';

```

```

42        vdisplay <= '1';
43    elsif rising_edge(clk_out1) then
44        Vcount := Vcount+1;
45        if (Vcount = TVDISP300 ) then
46            vdisplay <= '0';
47        end if;
48        if (Vcount = TDISP+TFP ) then
49            vsyn <= '0';
50        end if;
51        if (Vcount = TDISP+TFP+TPW) then
52            vsyn <= '1';
53        end if;
54
55
56        if (Vcount = TFP+TPW+TBP+TDISP) then
57            Vdisplay <= '1';
58            Vcount := 0;
59            vsyn <='1';
60
61        END IF;

```

```

62
63    end if;
64 end process;

```

```

65 process(vdisplay,hdisplay,reset,clk_out1)
66     --const int ivVal[] = {33, 44, 55, 66};
67     variable hcount: integer:=0;
68     variable vcount: integer:=0;
69     variable upper: integer:=90000;
70 begin
71     if (vdisplay='1' and hdisplay='1' and reset ='0' )then --and rising_edge(clk_out1)) then
72         --

```

```
--  
if rising_edge(clk_out1) then  
    address <= address+1;  
    -----  
    if (unsigned(address) >= "10101111110001111") or (vcount = 90000) then  
        -----  
        report("reset");  
        address <= (others => '0');  
    end if;  
    R <= dout(11 downto 8);  
    G <= dout(7  downto 4);  
    B <= dout(3  downto 0);  
    --  
    address <= (others => '0');  
end if;  
ELSE  
    r <= (others => '0');  
    g <= (others => '0');  
    b <= (others => '0');  
end if ;  
end process;  
end Behavioral;
```
