University of Southern California

Viterbi School of Engineering

EE577A VLSI System Design

Introduction


References: Professor Massoud Pedram's lecture slides, books listed in the syllabus, and online resources

Shahin Nazarian

Spring 2013

EE577A Objectives

Two-Terminal MOS Structure




Under thermal equilibrium (Mass Action Law)

$$np = n_i^2 (n_i \approx 1.45 \times 10^{10} \, cm^{-3})$$


If substrate is uniformly doped @ N_A (Typically 10^{14} to 10^{16})


$$p_{p0} = N_A \rightarrow n_{p0} \approx \frac{n_i^2}{N_A}$$

Structure of MOS Transistor




- The inverted surface layer is essential for current conduction. The two n+ regions are added as the current conducting terminals
- Conventionally all terminal voltages are defined wrt V_s






Threshold Voltage




- Channel behavior is exactly as that of a metal-gate-oxide: increase $V_{\rm G}$ and surfaces is inverted as soon as surface potential reaches a critical threshold voltage $V_{\rm TO}$
- Note that increasing V_{GS} beyond V_{TO} will not increase the depletion region depth
- V_{DS} would then allow current flow


nMOS - Accumulation




nMOS - Depletion



nMOS - Inversion



nMOS Linear and Saturation Operations




Operating in the linear region


Operating at the edge of saturation

Operating beyond saturation

CMOS Processing Technology Steps



NMOS I_D-V_{DS} and I_D-V_{GS} Curves



$$I_{D}(lin) = \frac{\mu_{n}C_{ox}}{2} \frac{W}{L} \left(2(V_{GS} - V_{T0})V_{DS} - V_{DS}^{2} \right)$$

$$I_{D}(sat) = \frac{\mu_{n}C_{ox}}{2} \frac{W}{L} \left(V_{GS} - V_{T0} \right)^{2}$$

Channel Length Modulation


The channel is pinched off under saturation condition; The pinch-off point moves from the drain end towards source as V_{DS} increases:

Drain Current

$$I_{Dsat} \propto \frac{1}{L - \Delta L} \cong \frac{1}{L} \left(1 + \frac{\Delta L}{L} \right)$$
 where $\frac{\Delta L}{L} = \lambda V_{DS}$

We can then write the saturation current as:

$$I_{D}(sat) = \frac{\mu_{n}C_{ox}}{2} \frac{W}{L} (V_{GS} - V_{T0})^{2} (1 + \lambda V_{DS})$$




Substrate Bias Effect

Applying a substrate voltage changes the threshold voltage

$$V_{T}(V_{SB}) = V_{T0} + \gamma \left(\sqrt{|2\phi_{F}| + V_{SB}} - \sqrt{|2\phi_{F}|} \right)$$

We can simply replace the threshold voltage terms in linear-mode and saturation-mode current equations with $V_{\tau}(V_{SB})$



$$I_{D}(lin) = \frac{\mu_{n}C_{ox}}{2} \frac{W}{L} \left(2\left(V_{GS} - V_{T}(V_{SB})\right)V_{DS} - V_{DS}^{2} \right)$$

$$I_{D}(sat) = \frac{\mu_{n}C_{ox}}{2} \frac{W}{L} \left(V_{GS} - V_{T}(V_{SB})\right)^{2} \left(1 + \lambda V_{DS}\right)$$

MOSFET Current-Voltage Equations (a.k.a. Shichman-Hodges Equations)

nMOS transistor, with $k_n = k_n \frac{W}{I} = \mu_n C_{ox} \frac{W}{I}$

$$k_n = k_n \frac{W}{L} = \mu_n C_{ox} \frac{W}{L}$$

$$\begin{split} I_{D}(cutoff) &= 0 \quad V_{GS} < V_{T} \\ I_{D}(lin) &= \frac{k_{n}}{2} \Big(2 \Big(V_{GS} - V_{T}(V_{SB}) \Big) V_{DS} - V_{DS}^{2} \Big) \quad V_{GS} \ge V_{T}, V_{DS} < V_{GS} - V_{T} \\ I_{D}(sat) &= \frac{k_{n}}{2} \Big(V_{GS} - V_{T}(V_{SB}) \Big)^{2} \Big(1 + \lambda V_{DS} \Big) \quad V_{GS} \ge V_{T}, V_{DS} \ge V_{GS} - V_{T} \end{split}$$

pMOS transistor, with $k_p = k_p \frac{W}{I} = \mu_p C_{ox} \frac{W}{I}$

$$k_p = k_p \frac{W}{L} = \mu_p C_{ox} \frac{W}{L}$$

$$\begin{split} I_{D}(cutoff) &= 0 \quad V_{GS} > V_{T} \\ I_{D}(lin) &= \frac{k_{p}}{2} \Big(2 \Big(V_{GS} - V_{T}(V_{SB}) \Big) V_{DS} - V_{DS}^{2} \Big) \quad V_{GS} \leq V_{T}, V_{DS} > V_{GS} - V_{T} \\ I_{D}(sat) &= \frac{k_{p}}{2} \Big(V_{GS} - V_{T}(V_{SB}) \Big)^{2} \Big(1 + \lambda V_{DS} \Big) \quad V_{GS} \leq V_{T}, V_{DS} \leq V_{GS} - V_{T} \end{split}$$

Example


For an n-channel MOS transistor with μ_n =600 cm²/V.s, C_{ox} =7x10⁻⁸ F/cm², W=20 μ m, L=2 μ m and V_{T0}=1.0 V, plot the relationship between I_D and the terminal voltages

$$k = 600cm^2 / V.s \times 7 \times 10^{-8} F / cm^2 \times \frac{20 \mu m}{2 \mu m} = 0.42 \ mA/V^2$$

For Linear operation:


$$\begin{split} V_{GS} \geq & V_{T0} \\ V_{GD} = & V_{GS} - V_{DS} \geq V_{T0} \quad \Rightarrow V_{DS} \leq V_{GS} - V_{T0} \end{split}$$

$$I_D = 0.21 \ mA/V^2 \left[2(V_{GS} - 1)V_{DS} - V_{DS}^2 \right]$$



NMOS Transistors in Series/Parallel Connection


- Transistors can be thought as a switch controlled by its gate signal
- NMOS switch closes when switch control input is high



NMOS Transistors pass a "strong" 0 but a "weak" 1

PMOS Transistors in Series/Parallel Connection


· PMOS switch closes when switch control input is low



PMOS Transistors pass a "strong" 1 but a "weak" 0


Threshold Drops

- NMOS: A device which is good in shorting its drain to the ground
- PMOS: A device which is good in shorting its drain to V_{DD}




- NMOS passes a strong zero and a weak one
- PMOS passes a strong one and a weak zero
- Note: NMOS gate = 0, PMOS gate = 1 are in high Impedance

CMOS NOR2 Gate




Complex (Static) CMOS Gates

- In CMOS logic gates, nMOS FETs are used to connect the output to GND, whereas pMOS FETs are used to connect the output to V_{DD}
 - An nMOS FET functions as a pull-down device when it is turned on (gate voltage = V_{DD})
 - A pMOS FET functions as a pull-up device when it is turned on (gate voltage = GND)




Reduction of Complex Gates to Inverters



Note that reduction for worst case t_{pHL} is:


$$\left(\frac{W}{L}\right)_{worstcasedelay,Z} = MIN \left(\frac{W}{L}\right)_{D}, \frac{1}{\frac{1}{\left(\frac{W}{L}\right)_{A}} + \frac{1}{\left(\frac{W}{L}\right)_{B}}}, \frac{1}{\frac{1}{\left(\frac{W}{L}\right)_{A}} + \frac{1}{\left(\frac{W}{L}\right)_{C}}}\right)$$

Sizing - Complex CMOS Gates




Layout Design - Stick Diagram

 Construction of the dual pull-up graph from the pull-down graph




Stick Diagram (Cont.)

- The number of diffusion breaks can be minimized by changing the ordering of the polysilicon columns
- A simple method for finding the optimum gate ordering is the Euler-path approach
 - Find a common Euler path for both pull-down and pull-up graphs
 - The polysilicon columns can be arranged according to the sequence (in Euler-path)
- Diffusion will be unbroken if identically labeled Euler paths can be found for the p and n trees



Common Euler Path



pMOS network

Layout of Complex Gates (Cont.)


Optimize stick-diagram layout of the complex CMOS logic gate

Optimized stick-diagram layout of the

 The advantages of this new layout are more compact layout area, simple routing of signals, and consequently, lower parasitic capacitance

CMOS Transmission Gates (Pass Gates)


- The CMOS transmission gate (TG) consists of one NMOS and one PMOS transistor, connected in parallel
- The CMOS TG operates as a bidirectional switch between nodes A and B, which is controlled by signal C




Four different representations of the CMOS transmission gate

Model of a CMOS TG


 A CMOS pass gate which is turned on by a logic-high control signal can be replaced by its simple equivalent resistance for dynamic analysis





Pass Gate Resistance Calculation

- · Unlike the nMOS transistor, the pMOS remains ON regardless of V_{out}
- If nMOS is ON, it would be in saturation region
- We can identify three operating regions for the CMOS transmission gate, depending on the output voltage level



 The total current flowing through the transmission gate is the sum of the nMOS drain and the pMOS drain current:

$$I_D = I_{DS,n} + I_{SD,p}$$

Pass Gate Resistance Calculation (Cont.)

 At this point, we devise an equivalent resistance for each transistor in this structure as follows

$$R_{eq,n} = \frac{V_{DD} - V_{out}}{I_{DS,n}}$$

$$R_{eq,p} = \frac{V_{DD} - V_{out}}{I_{SD,p}}$$

- The total equivalent resistance of the CMOS TG will be the parallel equivalent of these two resistances
- We will next calculate the equivalent resistance values for the three operating regions of the transmission gate

Pass Gate Resistance Calculation (Cont.)

- In region 1, $V_{out} < |V_{T,p}|$
 - pMOS and nMOS transistors both in saturation

$$R_{eq,n} = \frac{2(V_{DD} - V_{out})}{k_n (V_{DD} - V_{out} - V_{T,n})^2} \qquad R_{eq,p} = \frac{2(V_{DD} - V_{out})}{k_p (V_{DD} - |V_{T,p}|)^2}$$

- V_{SB} of NMOS transistor is equal to the output voltage, while that for pMOS transistor is equal to zero, therefore body bias for the nMOS transistor must be taken into account
- In region 2, $|V_{T,p}| < V_{out} < V_{DD} V_{T,n}$
 - pMOS in linear and nMOS in saturation


$$R_{eq,n} = \frac{2(V_{DD} - V_{out})}{k_n (V_{DD} - V_{out} - V_{T,n})^2} \qquad R_{eq,p} = \frac{2}{k_p [2(V_{DD} - |V_{T,p}|) - (V_{DD} - V_{out})]}$$

- In region 3, the output voltage is V_{out} > V_{DD} $V_{T,n}$
 - pMOS in linear and nMOS in cutoff

$$R_{eq,n} = \infty$$
 $R_{eq,p} = \frac{2}{k_p[2(V_{DD} - |V_{T,p}|) - (V_{DD} - V_{out})]}$

Pass Gate Resistance Calculation (Cont.)


- While individual $R_{eq,n}$ and $R_{eq,p}$ are strongly dependent on V_{out} , the total R_{eq} remains relatively constant, i.e., its value is almost independent of V_{out} (a quite desirable properly)
- A CMOS pass gate which is turned on by a logic-high control signal can be replaced by its <u>simple equivalent resistance</u> for dynamic analysis




Equivalent resistance of the CMOS transmission gate

TG-based Cell Design

Two-input multiplexer





· XOR



Eight-transistor CMOS TG implementation

An arbitrary logic







Six-transistor CMOS TG implementation

Complementary Pass-Transistor Logic

- The complexity of full CMOS pass-gate logic circuits can be reduced by adopting Complementary Pass-transistor Logic (CPL)
- The idea is to use a purely nMOS pass-transistor network for the logic operations, instead of a CMOS TG network
- · Every input signal and its complement must be provided




CPL NAND2 gate



CPL NOR2 gate

Full Scaling (Constant-Field Scaling)

Quantity	Before Scaling	After Scaling
Channel length	L	L'=L/S
Channel width	W	W'=W/S
Gate oxide thickness	† _{o×}	t _{ox} '= t _{ox} /S
Junction depth	× _j	xj'=xj/S
Power supply voltage	V _{DD}	V _{DD} '=V _{DD} /S
Threshold voltage	V _{τ0}	V _{T0} '= V _{T0} /S
Doping densities	N _A & N _D	NA'=5.NA & ND'= 5.ND



Full Scaling (Cont.)

I_D for linear and saturation modes:

$$I_{D}(lin) = \frac{k_{n}^{'}}{2} \cdot \left[2 \cdot \left(V_{GS}^{'} - V_{T}^{'} \right) V_{DS}^{'} - V_{DS}^{'2} \right]$$

$$= \frac{S \cdot k_{n}}{2} \cdot \frac{1}{S^{2}} \cdot \left[2 \cdot \left(V_{GS} - V_{T}^{'} \right) V_{DS} - V_{DS}^{2} \right] = \frac{I_{D}(lin)}{S}$$

$$I_{D}^{'}(sat) = \frac{k_{n}^{'}}{2} \cdot \left(V_{GS}^{'} - V_{T}^{'} \right)^{2} = \frac{S \cdot k_{n}}{2} \cdot \frac{1}{S^{2}} \cdot \left(V_{GS} - V_{T}^{'} \right)^{2} = \frac{I_{D}(sat)}{S}$$

For power dissipation of the transistor, we obtain:

$$P' = I_D' \cdot V_{DS}' = \frac{1}{S^2} \cdot I_D \cdot V_{DS} = \frac{P}{S^2}$$

- Device area reduction by S², so *power density* per unit area remains unchanged for the scaled device
- · $C_g = WLC_{ox}$ scales down by S, therefore faster charge-up charge-down for the scaled device
 - Reduced dimensions would result in reduction of various parasitic caps and resistances

Technology Trend

http://www.itrs.net/Links/2011ITRS/Home2011.htm