

200905130

Mamoj

STUDENT'S NAME: Mamoj M. Mallya		TOTAL MARKS OBTAINED
CLASS: 3 rd sem	SUBJECT: DSOL end sem	
ROLL NO: 23	DATE: 10-01-2022	

1) Inputs of CC Outputs of CC Inputs of Tff

<u>A</u>	<u>B</u>	<u>C</u>	<u>D</u>	<u>A</u>	<u>B</u>	<u>C</u>	<u>D</u>	<u>TA</u>	<u>TB</u>	<u>TC</u>	<u>TD</u>
1	0	0	1	1	0	0	0	0	0	0	1
1	0	0	0	0	1	1	1	1	1	1	1
0	1	1	1	0	1	1	0	0	0	0	1
0	1	1	0	0	1	0	1	0	0	1	1
0	1	0	1	0	1	0	0	0	0	0	1
0	1	0	0	0	0	1	1	0	1	1	1
0	0	1	1	0	0	1	0	0	0	0	1
0	0	1	0	0	0	0	1	0	0	1	1
0	0	0	1	0	0	0	0	0	0	0	1
0	0	0	0	1	0	0	1	1	0	0	1

AB \ CD	00	01	11	10
00	1	0	0	0
01	0	0	0	0
11	X	X	X	X
10	1	0	X	X

AB \ CD	00	01	11	10
00	0	0	0	0
01	1	0	0	0
11	X	X	X	X
10	1	0	X	X

$$TA = \overline{B} \overline{C} \overline{D}$$

$$TB = A \overline{D} + B \overline{C} \overline{D}$$


$$TD = 1$$

$$TC = B \overline{D} + A \overline{D} + C \overline{D}$$

AB \ CD	00	01	11	10
00	0	0	0	1
01	1	0	0	1
11	X	X	X	X
10	1	0	X	X

Pranav

Namraj M. Mallya



```
module tflipflop (t, clock, q);
```

input t, clock;

output q ;

9; 82

always @ (posedge clock)

begin

$$f(t)$$
$$q \leq \sim q;$$

else

$$q \leq q;$$

end

endmodule

// $\{A, B, C, D\} = q$ - (my code interpretation)

```
module bcd2down (clock, q) ;
```

input clock;

output [3:0] q;

```
output [3:0] q;  
tfflipflop stage0 (~q[2] & ~q[1] & ~q[0], clock, q[3]);
```

```

tflipflop stage 1 (q(q[3] & ~q[0]) | (q[2] & ~q[1] & ~q[0]),
clock, q[2]);

```




```
flipflop staged (q[2] & ~q[0], (a[3] & ~q[0]) |  
                (q[1] & ~q[0]), clock, q[1]);
```

```
tflipflop stage3 (1'b1, clock, q[0]);
```


200905130

Mamoj

Mamoj M. Mallya

Waveform:-Design:-

200905130

Manoj

STUDENT'S NAME: Manoj M. Mallaya

TOTAL MARKS
OBTAINED


CLASS:

SUBJECT:

ROLL NO:

DATE:

$$Q) F(a, b, c, d) = \sum m(0, 2, 5, 9, 11)$$



$$F = a\bar{b}d + \bar{a}b\bar{d} + \bar{a}b\bar{c}d$$


Using Shannon's expansion,

$$\begin{aligned} F_{ab} &= (1.0.d) + (1.0.\bar{d}) + (0.1.\bar{c}.d) \\ &= 0 + 0 + 0 \\ &= 0 \end{aligned}$$

$$\begin{aligned} F_{\bar{a}b} &= (0.1.d) + (1.1.\bar{d}) + (1.0.\bar{c}.d) \\ &= 0 + \bar{d} + 0 \\ &= \bar{d} \end{aligned}$$

$$\begin{aligned} F_{a\bar{b}} &= (1.1.d) + (0.1.\bar{d}) + (0.0.\bar{c}.d) \\ &= d \end{aligned}$$

$$\begin{aligned} F_{\bar{a}\bar{b}} &= (0.0.d) + (1.0.\bar{d}) + (1.1.\bar{c}.d) \\ &= 0 + 0 + \bar{c}.d \\ &= \bar{c}d \end{aligned}$$

Design:-

200905130

Mamaj

Mamaj M. Mallya

Verilog code:-

```
module mux4to1(w, s, f);  
input [3:0]w;  
input [1:0]s;  
output f;  
assign f = s[1] ? (s[0] ? w[3] : w[2]) : (s[0] ? w[1] : w[0]);  
endmodule
```

```
module examcode(a, b, c, d, F);
```

```
input a, b, c, d;
```

```
output F;
```

```
wire [1:0]s;
```

```
wire [3:0]w;
```

```
wire p, q;
```

```
assign p = ~d;
```

```
assign q = ~c & d;
```

```
assign s = {a, b};
```

```
assign w = {p, q, d, 1'b0};
```

```
mux mux4to1 stage1(w, s, F);
```

```
endmodule
```