Despite the availability of better healthcare today, mental illness is a topic left scarcely discussed in large parts of the world. In fact, according the Indian National Mental Health Survey^[1], nearly 14% of Indians suffer from mental illness and what is more alarming is that nearly 70 to 92% are not able to express this due to surrounding social stigma and lack of infrastructure for treatment. This reality became strikingly evident to me in 2021 when my cousin's diagnosis of schizophrenia came to light. Witnessing the constant medication and institutionalization of a loved one, I first became painfully aware of how mental illness leaves behind a huge legacy, not just for the person suffering it but for those around them. Having lived in India all my childhood and most of my adult life, I have noticed that new technologies take time to be introduced to the Indian market. There is a dire need, especially in medical care, to enable these technologies to come to market faster than they currently do, in places like rural India. To this, I believe, I can contribute greatly by playing my part and applying my skills in circuit design, computer architecture design, machine learning and entrepreneurship for the development of biomedical electronic brainmachine interfaces (BMI). I aspire to accomplish this by developing innovative solutions that address neural ailments and can greatly improve the lives of individuals through neuroelectronic therapy and neural prostheses.

I believe that closed-loop BMIs are a promising device that can, not only help develop neural prosthesis using bioelectronic interfaces, but help us better understand human cognition and the underlying causes to mental issues like depression, addiction and anxiety. These BMIs with on-chip processing of iEEG and LFP signals from multi-site electrical recordings target the residual nerves or central nervous system of neurologically challenged individuals. Prior research has shown that, we can restore lost abilities^[2,3,4], perception^[5], treat neural ailments^[6,7,8] and even enhance cognition^[6,9] through the 'intelligent' closed-loop BMIs. However, the complex nature of machine learning algorithms poses a critical tradeoff: such as, choosing the complexity and inexplainability of neural networks compared against the reduced accuracy of statistical inference methods (SVM, Bayesian Models); and which architectures for classification can achieve hardware efficiency? [10, 11] Such are the questions that are required to be answered and this is where I find an avenue to contribute. Looking at the larger picture, I find a gap in the systematic approach to accelerate the development time for BMI chip design, simulation, validation, and prototyping. We can automate this through Design Space Exploration (DSE) through genetic algorithms^[12, 13], simulated annealing^[14], bayesian optimization^[15], and deep reinforcement learning^[16, 17] which are just some of the major avenues for research. Moving forward, developing closed-loop brain machine interfaces with pareto-optimal configuration for performance, reliability, scalability and 'online' programmability would embody just a few of the key metrics that would enable the wider adoption of implantable neural and neuroprosthetic devices.

My education and research experience to date have given me a strong basis with which to pursue higher studies. I have focused my career on taking on advanced projects at CERN, TU Delft and UC Berkeley in digital IC design, signal processing, physics, and in computer architecture and machine learning system design. Given my sound understanding of the subject matter, I was a teaching assistant for two of the digital design courses at TU Delft's Microelectronics and the Computer Engineering Lab, respectively while working, in parallel, on my Master Thesis at the intersection of the two. This allowed me to learn skills in both, circuit design and fabrication of CMOS integrated circuits. Further on, my responsibilities at my current role at CERN exposed me to implementing fault-tolerant digital design on system-on-chip (SoC) for the CROME radiation detectors. We successfully implemented and tested these detectors not only at the LHC particle accelerator but also at CHUV Hospital in Lausanne for applications in Flash (Radiation) Therapy for Cancer Treatment. My research at CERN included implementing complex signal processing algorithms on Zynq SoC, emulating its future ASIC design, and development of embedded drivers, FPGA firmware and writing kernel modules for the CROME systems. The wide-ranging applications and the safety-critical nature of the project allowed me to develop skills in writing fault-tolerant HDL, C/C++ and Python code for our applications, develop extensive formal and UVM verification environments, and further develop standalone test PCBs for front-end readout.

I see my objective to prepare myself for the long-term goal of becoming a scientist, an innovator, and an entrepreneur in the high-tech domain to enable access of medical technology and education to even the most remote parts of the world. In the pursuit of this quest, I have always adopted a rigorous approach to attain an in-depth

understanding of my fundamentals, and learn by experimenting with the most advanced technologies I was able to get my hands on. During my undergraduate studies, I learnt the numerous communication protocols such as I2C, UART, SPI etc. and applied the same on ATMega and ARM32 for the development of aerospace avionics for competitions by Lockheed Martin and NASA, both of which received the best rank at the international stage. I further learnt to implement signal processing (data-compression) and SERDES to the SFP transmission protocol during my internships at BARC and CERN nuclear research facilities, respectively. In 2020, I was working with the ATLAS Computational and X-Ray Physics team, when I first learnt about BMIs owing to my colleague Mohd. Meraj Ghanbari working at Muller Lab at UC Berkeley. The sheer size and complexity of the integrated circuit^[18] impressed me the most and immediately drew my attention towards thinking about its integration as an edge ASIC. In time, I have developed multiple ASIC emulations of (RISC-V) microarchitectures on FPGA^[19] for performance, area and power. And I'm currently a founding member and developer in the NeurX IP design project which is a demonstrator project for an FPGA-based neural signal processor based on the 2021 research from HHMI^[4]. As an electronics engineer, I have always discovered the power wall^[20] to be the principal factor challenging the development of future edge computing systems. This is true for general computing, and more importantly, the intracranial integrated circuits put this to test at an even tougher compliance standard where stringent energy and area constraints on multi-channel neural implants with on-chip feature extraction and signal classification are a critical element of the closed-loop BMI^[10,11,21].

Having gained considerable experience in algorithmics and computer architecture, I am now looking to advance my career as a microelectronics design engineer with a focus on ultralow power design for Neural Integrated Circuits. For that I realize that I need to deepen my understanding of the practical DRC-compliant implementation aspects involved in creating custom and semi-custom ASICs and invent better ways to accelerate their design and development time. Therefore, at EPFL I aspire to join the machine learning and microelectronics design effort at the Integrated Neurotechnologies Laboratory (INL) to work under Dr. Mahsa Shoaran to elucidate the study of neural pathways by designing, validating and testing computational units of neural integrated circuits for application in neural coding and neural prosthesis. By designing machine learning algorithms embedded on integrated circuits we can probe high-dimensional data efficiently to extract useful information for analytical, prosthetic and therapeutic applications of BMIs. I am particularly interested in applying principles of ultra-low power circuit design (voltage scaling, clock gating, power gating, electromigration (di/dt) analysis, DVFS/AVFS etc.)[22] and DSE/Datapath optimization (resource sharing, model compression, network pruning, Vector/Systolic Array, and I, O or Weight stationary architectures etc.)[23] and scaling the number of input channels of the application-specific core. As a doctoral student, I aim to pursue the end-to-end development of a system-on-chip - ranging from theoretical consideration of machine learning algorithms to quantify the distinguishable parameters for hardware efficiency (such as metrics for parallelization, resource utilization, programmability, and performance prediction^[24, 25]), to the practical implementation in the form of tape-out of the ASIC.

Campus Biotech stands at the forefront of human brain research and its microelectronics facilities holds the status of a highly reputed for enabling the development of groundbreaking integrated systems and the investigation of advanced CMOS scaling. Here I would further receive an excellent platform and guidance from neuroscientific experts, microelectronics colleagues and computer scientists to learn advanced concepts in neural interfaces and beyond CMOS technologies. Microelectronics Engineering, being the challenging endeavor it is, requires creativity, practice, and experience; and after working for nearly three years in industry I believe I am prepared and highly driven to pursue a doctoral program to master this craft and become a leader in bringing new semiconductor technologies to the society. I realize this is an ambitious goal and for that, I am willing to make the personal sacrifices of time, leisure, and immediate reward and dedicate the next four years to specialize under experts and esteemed faculty members at your institute. In return, I shall receive the greater personal rewards of intellectual satisfaction of learning and discovery, the gratification of being able to make countless lives better through my research on neural coding, and becoming a contributor to knowledge through my research. I believe that my holistic education, mathematical maturity, perseverance, and research experience has equipped me well to embark on this arduous journey and make significant original contributions to ongoing research. And it is with these objectives in mind, I hereby, submit my Ph.D. application for your consideration.

Supplementary References:

- [1] National Mental Health Survey, 2015-16: Prevalence, Pattern and Outcomes, (page xxiv).
- [2] X. Navarro, T. B. Krueger, N. Lago, S. Micera, T. Stieglitz, and P. Dario, "A critical review of interfaces with the peripheral nervous system for the control of neuroprostheses and hybrid bionic systems," Journal of the Peripheral Nervous System, vol. 10, no. 3, pp. 229–258, 2005.
- [3] G. Courtine and M. V. Sofroniew, "Spinal cord repair: advances in biology and technology," Nature medicine, vol. 25, no. 6, pp. 898–908, 2019.
- [4] Willett, Francis R., et al. "High-performance brain-to-text communication via handwriting." Nature 593.7858 (2021): 249-254
- [5] Fernández E, Normann RA. CORTIVIS Approach for an Intracortical Visual Prostheses. In: Artificial Vision. Springer; 2017. p. 191–201.
- [6] Iturrate, M. Pereira, and J. d. R. Mill'an, "Closed-loop electrical neurostimulation: challenges and opportunities," Current Opinion in Biomedical Engineering, vol. 8, pp. 28–37, 2018.
- [7] M. Huang, R. L. Harvey, M. Ellen Stoykov, S. Ruland, M. Weinand, D. Lowry, and R. Levy, "Cortical stimulation for upper limb recovery following ischemic stroke: a small phase ii pilot study of a fully implanted stimulator," Topics in stroke rehabilitation, vol. 15, no. 2, pp. 160–172, 2008.
- [8] A. M. Lozano, N. Lipsman, H. Bergman, P. Brown, S. Chabardes, J. W. Chang, K. Matthews, C. C. McIntyre, T. E. Schlaepfer, M. Schulderr et al., "Deep brain stimulation: current challenges and future directions," Nature Reviews Neurology, vol. 15, no. 3, pp. 148–160, 2019.
- [9] M.-C. Lo and A. S. Widge, "Closed-loop neuromodulation systems: next-generation treatments for psychiatric illness," International review of psychiatry, vol. 29, no. 2, pp. 191–204, 2017
- [10] Zhu, Bingzhao, Uisub Shin, and Mahsa Shoaran. "Closed-loop neural prostheses with on-chip intelligence: A review and a low-latency machine learning model for brain state detection." IEEE transactions on biomedical circuits and systems 15.5 (2021): 877-897.
- [11] Zhu, Bingzhao, Uisub Shin, and Mahsa Shoaran. "Closed-loop neural interfaces with embedded machine learning." 2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS). IEEE, 2020.
- [12] S. Yang, D. Bhattacharjee, V. B. Y. Kumar, S. Chatterjee, S. De, P. Debacker, D. Verkest, A. Mallik, and F. Catthoor, "AERO: Design Space Exploration Framework for Resource-Constrained CNN Mapping on Tile-Based Accelerators," IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 12, no. 2, pp. 508–521, 2022.
- [13] S.-C. Kao and T. Krishna, "GAMMA: Automating the HW Mapping of DNN Models on Accelerators via Genetic Algorithm," in 2020 IEEE/ACM International Conference on Computer Aided Design (ICCAD), pp. 1–9, 2020
- [14] "{TVM}: An automated {End-to-End} optimizing compiler for deep learning, author=Chen, Tianqi and Moreau, Thierry and Jiang, Ziheng and Zheng, Lianmin and Yan, Eddie and Shen, Haichen and Cowan, Meghan and Wang, Leyuan and Hu, Yuwei and Ceze, Luis and others, booktitle=13th USENIX Symposium on Operating SystemsDesign and Implementation (OSDI 18), pages=578–594, year=2018,"
- [15] B. Reagen, J. M. Hern andez-Lobato, R. Adolf, M. Gelbart, P. Whatmough, G.-Y. Wei, and D. Brooks, "A casefor efficient accelerator design space exploration via bayesian optimization," in 2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED), pp. 1–6, IEEE, 2017.
- [16] S.-C. Kao, G. Jeong, and T. Krishna, "ConfuciuX: Autonomous Hardware Resource Assignment for DNN Acceler-ators using Reinforcement Learning," in 2020 53rd Annual IEEE/ACM International Symposium on Microarchi-tecture (MICRO), pp. 622–636, 2020.
- [17] B. H. Ahn, P. Pilligundla, and H. Esmaeilzadeh, "Reinforcement learning and adaptive sampling for optimizedDNN compilation," arXiv preprint arXiv:1905.12799, 2019.
- [18] M. M. Ghanbari et al., "17.5 A 0.8mm3 Ultrasonic Implantable Wireless Neural Recording System With Linear AM Backscattering," 2019 IEEE International Solid- State Circuits Conference - (ISSCC), San Francisco, CA, USA, 2019, pp. 284-286, doi: 10.1109/ISSCC.2019.8662295.
- [19] Xlr8research.com
- [20] Horowitz, Mark. "1.1 computing's energy problem (and what we can do about it)." 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). IEEE, 2014.
- [21] U. Shin et al., "NeuralTree: A 256-Channel 0.227-μJ/Class Versatile Neural Activity Classification and Closed-Loop Neuromodulation SoC," in IEEE Journal of Solid-State Circuits, vol. 57, no. 11, pp. 3243-3257, Nov. 2022, doi: 10.1109/JSSC.2022.3204508.
- [22] Chandrakasan, Anantha P., Samuel Sheng, and Robert W. Brodersen. "Low-power CMOS digital design." IEICE Transactions on Electronics 75.4 (1992): 371-382.
- [23] Sze, Vivienne, et al. Efficient Processing of Deep Neural Networks. Morgan & Claypool Publishers, 2020.
- [24] Y. N. Wu, J. S. Emer, and V. Sze, "Accelergy: An architecture-level energy estimation methodology for accelerator designs," in 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 1–8, IEEE, 2019.
- [25] L. Mei, P. Houshmand, V. Jain, S. Giraldo, and M. Verhelst, "ZigZag: Enlarging joint architecture-mapping design space exploration for DNN accelerators," IEEE Transactions on Computers, vol. 70, no. 8, pp. 1160–1174, 2021.