

# Παραδείγματα ISA


(η βασική 32-bit αρχιτεκτονική RISC-V)

<http://mixstef.github.io/courses/comparch/>

Μ.Στεφανιδάκης




# RISC-V RV32I R-type



# Επιλογή πράξης


funct7	funct3	πράξη
00000000	000	ADD
01000000	000	SUB
00000000	001	SLL
00000000	010	SLT
00000000	011	SLTU
00000000	100	XOR
00000000	101	SRL
01000000	101	SRA
00000000	110	OR
00000000	111	AND

# Παράδειγμα



bytes εντολής: 00 0E 82 B3

# RISC-V RV32I Load




funct3	μεταφορά
000	LB (8 bits)
001	LH (16 bits)
010	LW (32 bits)
100	LBU (8 bits)
101	LHU (16 bits)

εύρος μεταφοράς

0000011

$rd \leftarrow \text{mem}[rs1 \pm \text{offset}]$

# RISC-V RV32I Store




funct3	μεταφορά
000	SB (8 bits)
001	SH (16 bits)
010	SW (32 bits)

εύρος μεταφοράς

0100011

$rs2 \rightarrow mem[rs1 \pm offset]$

# RISC-V RV32I Branches




funct3	σύγκριση (cmp)
000	BEQ (==)
001	BNE (!=)
100	BLT (<)
101	BGE (>=)
110	BLTU (<)
111	BGEU (>=)

είδος σύγκρισης

1100011

$pc \leftarrow pc \pm \text{offset}$   
if  $rs1 \text{ cmp } rs2$  is true


# RISC-V RV32I Jump and link (JAL)



$rd \leftarrow pc + 4$  (next instruction)  
 $pc \leftarrow pc \pm \text{offset}$



# RISC-V RV32I Jump and link register (JALR)



$rd \leftarrow pc + 4$  (next instruction)  
 $pc \leftarrow rs1 \pm offset$