

Saving pins and power with integrated voltage converters

Michael Barrow

mbarrow@eng.ucsd.edu

University of California, San Diego

Abstract

Recently, demand for increased processor performance coupled with reducing power budget has been addressed using emerging parallel processors. Parallel computation is an energy efficient (**cite chandrakasan**) way of increasing performance but requires wider interconnect busses. At the die boundary, the consequence is that systems face an IO bottleneck. The connection between silicon and substrate ends the scope of Moores law in a system, with IO density of packages increasing at a slower rate than on chip.

Compounding this problem, addressing performance by increasing parallel units result in increasing energy density due to the end of Dennard scaling (**cite**). Devices therefore require an increasing number of power pins, further limiting IO pin availability. **HOW ABOUT COMPELLING EXAMPLE?** We examine integrated power converters in this context. A review of the literature suggests with further research this technique could address the IO bottleneck of future processors.

1 Introduction

Against a backdrop of declining PC and growing smartphone sales, mobile devices drive demand for low power, high performance architectures. Emerging applications such as augmented reality, location aware services, high performance games and novel machine interfaces place an increasing demand for expanded IO capabilities and memory bandwidth from generation to generation of these devices. With the number of popular software stacks being lower than the number of major hardware vendors, device battery life is an important product differentiator. Research interest has therefore increased in power efficient architectures that can meet the IO and memory bandwidth requirements of the mobile segment.

package IO density is a well known problem to

architects. Marbell et al [12] review 130 hardware designs over 30 years and conclude the historical trend of package pin count and power pin count increase at an unsustainable rate. Promising solutions have been proposed, with Chang et al [8] identifying a subset of practical approaches in 2010. They conclude that voltage scaling as proposed by Dennard et al [3] is feasible, but enabled by a sum of techniques in different disciplines.

At the architectural level, power converter integration is advised in the worst case, where challenges of sub-threshold leakage prevent further reduction of CMOS voltage and power density prevents further integration of IO intensive system blocks such as memory. The observation in [8] is that reducing CMOS voltage has an exponential impact on loss through the power delivery pins. By maintaining pin voltage to devices and reducing operating voltage of CMOS using an efficient on die DC DC voltage converter bridge, an IC has a higher effective power density without increasing the number of power pins.

Research into integrated DC DC converters has been an active topic pre-empting [8] for other architectural benefits. As will be seen in detail in section **SECTION No**, DC DC converters typically feature bulky passive components. These increase the cost and footprint of mobile systems. Additionally, battery technology does not enjoy the improvement rate of CMOS, so operating voltage drops have opened a gulf between Battery supply voltage and IC input voltages. Techniques for extending battery life such as multiple voltage domains mean CPU's require multiple supply voltages. The symptoms of this are seen in the **Qualcomm snapdragon 800 which features 9 off chip DC DC converters CITE**. Against this backdrop, the feasibility of integrated DC DC converters shown by Kurson et al [7] invigorated research interest of integrated DC DC converters. A major motivation is removing the space and component costs of off chip converters **CITE A bunch of papers**

that feature this in abstracts.

State of the art in integrated DC DC converters is exemplified in Intel Haswell CPU's FIVR. Although a comparable DC DC converter exists in the literature [13], to the authors knowledge this is the only example of an integrated DC DC converter supplying a general purpose CPU in such a power envelope.

Intel's literature [14] suggests the FIVR is employed primarily to remove external DC DC converters and improve power efficiency. However a comparison of the pinout between Haswell Cite and the non FIVR predecessor Ivybridge Cite suggests that some power pins were saved too. This is unsurprising as Kurson notes in [7] that power pins could be saved by integrated DC DC converters. As we note DC DC converters improve the IO density problem, we review the literature to asses the feasibility of optimizing power pins to IO pins by increasing supply voltage of an integrated DC DC converter greatly beyond typical CPU operating voltage.

The rest of the document is ordered as follows:

- The operation of the DC DC converter and its critical design parameters
- Challenges associated with integrating DC DC Converters on die
- Performance limitations of monolithic CMOS DC DC converters
- Practically implementing integrated DC DC converters
- Methods of optimizing IC pin out with integrated DC DC converters
- Conclusions

2 Operation of the DC DC converter

Definition of the problem

Two popular stepdown converters in the literature are presented. A review of the literature highlights critical properties the topologies must feature in order to integrate either on chip.

2.1 Switched Capacitor stepdown converter operating principle

Two types of DC DC step down converter are popular in the literature. Type 1 is the switched capacitor (SC) converter. a simplified canoical $\frac{1}{2}$ series-parallel step-down topology is shown in Figure 1.




Figure 1: A $\frac{1}{2}$ stepdown SC topology

Let us consider the circuit with ideal components. Cf denotes some capacitance such that $Cf_1 = Cf_2$. switches are controlled by mutually exclusive clocks, ϕ_1 and ϕ_2 . These clocks are non-overlapping.

The circuit has two phases of operation. In phase 1, the charging phase, ϕ_1 switches are closed and ϕ_2 switches are open. Cf_1 and Cf_2 are in series. Since the capacitors are the same size, V_x is $\frac{1}{2}$ of V_{in} .

In phase 2, the discharging phase, ϕ_2 switches are closed and ϕ_1 switches are open. Now Cf_1 and Cf_2 are in parallel. Since they are matched in size, V_x remains at $\frac{1}{2}$ and is seen at terminal L across both capacitors.

2.2 Inductor-capacitor stepdown converter operating principle

The second popular converter is the inductor-capacitor stepdown (buck) converter. A simplified canoical topology is shown in Figure 2.




Figure 2: An inductor capacitor buck topology

The voltage conversion principle is understood by considering the inductor and capacitor as a high pass filter. ϕ_1 is a clock used to generate a square wave voltage of amplitude V_{in} . If this square wave is at a frequency

sufficiently higher than the 3db cutoff frequency of the filter, only the DC component of the square wave is observed at L . Because of this, buck converters may change their voltage stepdown ratio during operation, by modulating ϕ_1 . For a properly designed converter, V_L is defined by the duty cycle "D" [6] of ϕ_1 where: $V_{out} = V_{in} \times D$. In other words, if the square wave entering L_f is high for $\frac{2}{3}$ of its period, $V_{out} = \frac{2}{3} \times V_{in}$ and $D = \frac{2}{3}$.

2.3 SC stepdown converter critical parameters

The energy that a SC converter can transfer per charge cycle is $E_{Isc} = CV^2$. We could therefore express $W = E_{Isc} \times F_\phi$.

For a design with a given V_{in} and ideal components, the designer has two degrees of freedom to power a load, C and F_ϕ .

We re-draw Figure 1 with non-ideal components in Figure ??.

By observation of Figure ?? we see that F_ϕ and C are critical parameters that must be optimised for minimum losses.

Losses associated with switches are switching loss during the non-overlapping period of ϕ , and conduction loss due to the equivalent series resistance (ESR) of switches. Conduction loss reduces the supply voltage seen at the capacitors by a factor δV_a . Conduction loss is therefore sensitive to the stepdown ratio. Increasing the stepdown ratio increases the number of series switches between all capacitors during the charging phase. For example a ratio of $\frac{1}{3}$ has 2 series switches, one of $\frac{1}{4}$ has 3 series switches and so on.

Losses associated with capacitors are parasitic capacitance losses. A parasitic capacitance known as bottom plate capacitance exists between one plate of each capacitor and ground. The voltage of these parasitic capacitor is a virtual ground and reduces the supply voltage seen at the capacitors by δV_b . Their charge can leak to true ground but cannot reach a load. As they are smaller than useful capacitance, they are significantly charged and discharged on each cycle of the converter. Loss is therefore expressed as $W = E_{Pc} \times F_\phi$ where $E_{Pc} = 1.5\alpha CV^2$. Literature reports bottom plate capacitance to be up to 5% of C_{tot} [9]

In SC converters then, careful design considering voltage specification and technology parameters

2.4 Inductor-capacitor converter critical parameters

How it works, critical parameters

2.5 Converter load regulation concept

Load regulation is matching output impedance " Z_O " of a power converter to a current load. Because $I = \frac{V}{Z_O}$ and maintaining V for a processor is critical, converter output impedance must track quickly with the load condition to keep V constant. The responsibility of tracking load and adjusting Z_O belongs to control circuits. Block Diagrams are shown in figure ??

Inductor-capacitor converters can reduce Z_O by increasing conductance. This is done by increasing "D" in eqnREF EQN. Because the asymptote is impedance of the filter at F_S , Z_O may also be increased by reducing F_S . [1].

SC converters power loads capacitively. Because the capacitors supply a DC load in parallel, Z_O cannot be lowered below $Z_C + Z_{Sw}$ at the nominal F_{Sw} . Modulating F_{Sw} can increase impedance in practice, because the capacitors can be purposely under-charged [10].

3 Design of Integrated DC DC Converters

Practical integrated converters are emerging and designed with different goals. A taxonomy of reviewed literature identifies two groupings:

1: Power system replacement converters. The goal is to remove external VRMs with an equally performing integrated subsystem

2: LDO replacement converters. The goal is an incremental improvement of the Low-dropout (LDO) regulators that have long been integrated on chip ??.

These differing goals result in different design tradeoffs. We focus on group 1 because of an efficiency reason. To explain, consider the operating principle of an LDO. A transistor gate is biased in its linear conduction region and a fixed voltage is dropped from source to drain to give desired V_{Out} . Recall power transfer efficiency, $\eta = \frac{R_{Load}}{R_{Load} + R_{Source}}$. For an LDO, (MAX)[η] = 0.5. Using a comparable integrated converter to optimize power pins is intractable because around half the power budget is wasted as heat, clearly a sub-optimal design. As such, literature aiming at group 1 best aligns with our interest in pin count optimisation.

3.1 Motivation

Switching converters such as the SC and buck can offer far higher efficient energy transfer than linear types. Theoretical efficiencies have been modeled at 96% [?] using state of the art devices. Integrated buck and SC implementations have been reported with 84% [5] and 93% [4] efficiency respectively. Provided these power converters can drive the desired load of a processor, they could be used to obtain an optimum IO to power pin ratio for a processor. This would be done by increasing the input voltage to on die converters to reduce the number of supply pins until a desired number is reached.

3.2 Design challenges

An Integrated DC DC converter is optimized through design tradeoffs that consider component non-idealities. Given that CPU designs have differing power envelopes and CMOS processes have unique electrical properties, researchers have explored the design space at multiple entry vectors.

SC converters The entry vector is an argument that A: Capacitance is easy to implement because MOSFET gate capacitance is a basic building block of CMOS. No corresponding basic block exists for inductance. B: Inductors have a necessarily large parasitic impedance because they are made from coiled resistive wire. Capacitors have a lower minimum impedance which shrinks as the plate size or capacitance grows.

However, as we have seen this type of converter has less flexible output impedance as compared with buck converters. Also SC converters do not have a voltage regulating filter which is built-in to bucks. This makes their output voltage vulnerable to switching noise.

Therefore the design challenges emphasised in SC converters are: maximising effective capacitance, controlling output impedance and regulating output voltage.

buck converters The entry vector is an argument that C: Inductors can be implemented in standard CMOS. D: Inductor based buck has been a preferred design for (>100mW) applications over the past several decades [11], why change now?

3.3 Performance drawbacks of Baseline DC DC Converters

An example of a CMOS integrated SC converter [15] and CMOS integrated buck converter [2] are taken as examples. These designs highlight the performance drawbacks of baseline CMOS for integrated converters and explain the present concentration of research interest in this field. These setbacks from the initial entry vectors

of the SC and buck camps also explain the research and design approaches taken in more recent work. Although one process generation separates the designs, they are reasonably compared since the power components (capacitors, inductors and switches) consume almost all of the die in both designs.

SC drawbacks Naive Integrated SC converters have a low power density. [15] realize an on die capacitance of 1600pF with a converter power density of $1.7mW/mm^2$. In comparison the baseline buck [2] realize on die capacitance of 1.1nF with a power density of $20mW/mm^2$. The baseline SC converter also realizes much lower efficiency than expected in [15]. 80% is predicted in the literature, but only 62% is achieved due to unmodelled losses.

Only a single step-down voltage ratio is implemented, since the fixed SC circuit topology described earlier is used.

The performance of this design focussed researchers in areas to make SC integrated converters attractive in replacing off chip IC power converters. Broad categories and related research are listed below.

- **Energy density:** Device technology research to improve capacitor energy density
- **Efficiency:** Technology, circuit topology and converter control research to reduce power leakage
- **Flexibility:** Improve load regulation with SC power circuit topology and SC converter control research. In other words, provide flexible step-down ratio's.

buck drawbacks Although power density is higher than the baseline SC, it is still too low for contemporary processors. The combined area of the converter and load must feature a power density higher than that dissipated in the load **GET A GOOD REF OF POWER FOR MOBILE CPU'S** Naive Integrated buck converters have a low efficiency. [2] achieve a peak efficiency of 46%. Not only is this lower than the baseline SC [15], its lower than an LDO (50%).

Unlike the SC design, the baseline buck can implement a range of stepdown voltages in a basic topology. However the baseline has poor load regulation. At its lowest output voltage it has a 25% efficiency in its most sophisticated operating mode. This drops to 13% in its baseline mode.

As with the SC design, the issues in this and other early monolithic converters led researchers to focus on areas for improvement to make integrated buck converters suitable to replace discrete IC's. Again we summarise broad categories and related research below.

- **Energy density:** Device technology research to improve inductor energy density

- **Efficiency:** Technology, buck circuit topology and buck converter control research to reduce power leakage
- **Flexibility:** Improve load regulation with buck converter control research. Buck converter voltage stepdown was better understood than SC, but poorly controlled

The broad categories of buck overlap those of the SC researchers. Therefore some research effort may transfer between the two designs and we also observe a merge between the separate research entry vectors identified earlier.

This manifests at the device level, where both converters share the same need to reduce losses. We can list these basic blocks and consider their problems when applied to integrated power converters abstractly from the two converter topologies.

Taxonomy of problem (deeper drill and more specifics of the problem)

what is wrong with the switches?

what is wrong with the control?

What is wrong with the capacitors?

What is wrong with the inductors?

3.4 Solutions

An evaluation of recent literature finds several novel approaches to the problems described previously. These are summarized below

System: well defined, class of problems: well defined, now we will see "fixed" systems

- Switches fixes paper list and description DONT USE EXOTIC TECH! THESE WERE NEVER USED ON INTEGRATED DESIGNS!!!
- Control fixes paper list and description NOTE THAT THIS PROBLEM IS WELL UNDER CONTROL, CONCLUDE FROM THIS SECTION
- Capacitor fixes paper list and description NOTE THAT THIS PROBLEM CANNOT BE "SOLVED" FROM A SC TOPOLOGY POINT OF VIEW AND INDUCTORS ARE "BETTER" IN TERMS OF ENERGY DENSITY AND LINE REGULATION
- Inductor fixes paper list and description. NOTE THAT THIS IS "SOLVED" BUT FOR SEMI-INTEGRATED OR WHATEVER We note that the approach is not necessarily to increase the size of inductance, but the quality factor. the baseline CMOS

[2] realized 4.38nH inductors which is comparable with **HKG** at **5.xnH**, but the later work is able to realize a far greater energy density due to the novel technique of using bondwire as inductors.

- SC Ripple Fixes

4 Saving pins with DC DC converters

Solutions & Stakeholders, why is there still work to be done?

Need to define the problem of Signal to power pin ratio. We cannot optimize this today with DC DC converters, because the CMOS voltage stepdown means we need to have a lot of CORE power pins.

Our "stakeholder" is high voltage stepdown. If we do it we could reduce **DEFINE**"CORE POWER PINS" to an amount desirable for **DEFINE** signal integrity

4.1 The IO limit with integrated DC DC converters

Defines stakeholder specific problem

Think about this, it has to be differentiated from the section above

4.2 Solutions

Here we have to talk about:

3 the micro transformer solution to this problem (it could be made promising)

2 the MIT solution to this problem (it does not look promising)

1 the disruptive technology of Si on Insulator, and how it could be paired with interposers

In the mobile segment Silicon interposers can be used to solve the IO problem as seen in [Ultra-high I/O Density Glass/Silicon Interposer for high Band-width Smart Mobile Application].

This interposer allows signal integrity to be maintained at low voltage from the interposer to memory. a High voltage from the substrate and DC DC converter integrated to the interposer allows power density to be met with fewer pins on the package. In this scenario, the package can be made smaller to allow denser integration, or the io bandwidth can be bound to signal integrity requirements...

SHOULD HAVE SOME SIMULATION TO CHECK INSIGHT ON 1, 2 and 3

4.3 Conclusions

Basically conclude that given the solutions simulation we could reach a situation where IO pressure is lifted from core power perspective, but that isn't so great tbh.

References

- [1] ALGHAMDI, M. K., AND HAMOUI, A. A. A spurious-free switching buck converter achieving enhanced light-load efficiency by using a-modulator controller with a scalable sampling frequency. *Solid-State Circuits, IEEE Journal of* 47.4 (2012), 841–851.
- [2] ALIMADADI, MEHDI, S. S. G. L. P. P. S. M., AND DUNFORD, W. A 660mhz zvs dc-dc converter using gate-driver charge-recycling in 0.18m cmos with an integrated output filter. *Power Electronics Specialists Conference, 2008. PESC 2008. IEEE* (2008), 140–146.
- [3] DENNARD, ROBERT H., F. H. G. V. L. R. E. B., AND LEBLANC, A. R. Design of ion-implanted mosfet's with very small physical dimensions. *Solid-State Circuits, IEEE Journal of* 9.5 (1974), 256–268.
- [4] EL-DAMAK, DINA, S. B., AND CHANDRAKASAN, A. P. A 93using on-chip ferroelectric capacitors. *Solid-State Circuits Conference Digest of Technical Papers (ISSCC)* (2013), 374–375.
- [5] HUANG, C., AND MOK, P. K. An 84.7buck converter with precise dcm operation and enhanced light-load efficiency. *Solid-State Circuits Conference Digest of Technical Papers (ISSCC)* (2013), 1–13.
- [6] KURSON, V., F. E. *Multi-voltage CMOS circuit design*. John Wiley and Sons, Chichester, 2006.
- [7] KURSUN, VOLKAN, S. G. N. V. K. D., AND FRIEDMAN, E. G. Analysis of buck converters for on-chip integration with a dual supply voltage microprocessor. *Very Large Scale Integration (VLSI) Systems, IEEE Transactions on* 11.3 (2003), 514–522.
- [8] L CHANG, D FRANK, R. M. S. K. B. J. P. C. R. D., AND HAENSCH, W. Practical strategies for power-efficient computing technologies. *Proceedings of the IEEE* 98.2. (2010), 215–236.
- [9] RAMADASS, Y. K., AND CHANDRAKASAN, A. P. Voltage scalable switched capacitor dc-dc converter for ultra-low-power on-chip applications. *Power Electronics Specialists Conference* (2007).
- [10] SEEMAN, M. D., AND SANDERS, S. R. Analysis and optimization of switched-capacitor dc-dc converters. *Power Electronics, IEEE Transactions on* 23.2 (2008), 841–851.
- [11] SEEMAN, MICHAEL D., V. W. N. H.-P. L. M. J. E. A., AND SANDERS, S. R. A comparative analysis of switched-capacitor and inductor-based dc-dc conversion technologies. *Control and Modeling for Power Electronics (COMPEL), 2010 IEEE 12th Workshop on* (2010), 1–7.
- [12] STANLEY-MARBELL, PHILLIP, V. C. C., AND LUIJTEN, R. Pinned to the walls: impact of packaging and application properties on the memory and power walls. *Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design*. 50 (2011), 51–56.
- [13] STURCKEN, NOAH, E. O. N. W. P. H. B. W. L. R. M. P., AND SHEPARD, K. A 2.5 d integrated voltage regulator using coupled-magnetic-core inductors on silicon interposer delivering 10.8 a/mm². *Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International* (2012), 400–402.

- [14] TED-DIBENNE II, J, M. P. R. P. M. C. K. W. P. Z. T. F. L. X. M. S. W. S. E. F. R., AND PAUL, F. A 400 amp fully integrated silicon voltage regulator with in-die magnetically coupled embedded inductors. *APECSpecial Presentation* (2010).
- [15] VIRAJ, A. K. P., AND AMARATUNGA, G. A. J. A monolithic cmos 5v/1v switched capacitor dc-dc step-down converter. *Power Electronics Specialists Conference, 2007. PESC 2007. IEEE* (2007), 2510–2514.

Notes

- ¹Remember to use endnotes, not footnotes!