
ASSEMBLY LANGUAGE

Michael D'Argenio – Electrical Engineering – SS 2019 – Duke TIP



LC-3



Instruction Set Architecture (ISA)

- ISA all of the programmer-visible components and operations of the computer
- Memory organization
 - address space -- how may locations can be addressed?
 - addressability -- how many bits per location?
- Register set
 - how many? what size? how are they used?
- Instruction set
 - Opcodes
 - data types
 - addressing modes



Instruction Set Architecture (ISA)

- ISA provides all information needed for someone that wants to write a program in machine language.
- Allows you to translate from a high-level language to machine language.
- Or more effectively write programs in high-level language for the target processor by understanding the drawbacks of the ISA.



LC-3 Overview: Memory and Registers

- Memory
 - address space: 2¹⁶ locations (16-bit addresses)
 - addressability: 16 bits
- Registers
 - temporary storage, accessed in a single machine cycle
 - accessing memory generally takes longer than a single cycle
 - eight general-purpose registers: R0 R7
 - each 16 bits wide
 - how many bits to uniquely identify a register?
 - other registers
 - not directly addressable, but used by (and affected by)

LC-3 Overview: Instruction Set

- Opcodes
 - 15 opcodes
 - some opcodes set/clear condition codes, based on result:
 - N = negative, Z = zero, P = positive (> 0)
- Data Types
 - 16-bit 2's complement integer
- Addressing Modes
 - How is the location of an operand specified?
 - non-memory addresses: *immediate*, *register*
 - memory addresses: *PC-relative*, *indirect*, *base+offset*

LC-3 Opcodes

- Operate instructions:
 - ADD
 - AND
 - NOT
- Data movement instructions:
 - LD PC relative mode
 - LDI indirect mode
 - LDR base+offset mode
 - LEA Load effective address -- compute

- address, save in register
- ST PC relative mode
- STI indirect mode
- STR base+offset mode
- Control instructions:
 - BR
 - JSR
 - JMP
 - RTI
 - TRAP



Operate Instructions

- Only three operations: ADD, AND, NOT
- Source and destination operands are registers
 - These instructions <u>do not</u> reference memory.
 - ADD and AND can use "immediate" mode, where one operand is hard-wired into the instruction.
- Will show dataflow diagram with each instruction.
 - illustrates <u>when</u> and <u>where</u> data moves to accomplish the desired operation

Data Movement Instructions

- Load read data from memory to register,
 - LD: PC-relative mode
 - LDR: base+offset mode
 - LDI: indirect mode
- Store write data from register to memory
 - ST: PC-relative mode
 - STR: base+offset mode
 - STI: indirect mode
- Load effective address compute address, save in reg
 - LEA: immediate mode
 - does not access memory

Control Instructions

- Used to alter the sequence of instructions (by changing the Program Counter)
- Conditional Branch
 - branch is taken if a specified condition is true
 - signed offset is added to PC to yield new PC
 - else, the branch is not taken
 - PC is not changed, points to the next sequential instruction
- Unconditional Branch (or Jump) always changes the PC
- TRAP
 - changes PC to the address of an OS "service routine"
 - Returns control to the next instruction(after TRAP




Condition Codes

- LC-3 has three condition code registers:
 - N negative
 - Z zero
 - P positive (greater than zero)
- Set by any instruction that writes a value to a register
 - (ADD, AND, NOT, LD, LDR, LDI, LEA)
- Exactly <u>one</u> will be set at all times
 - Based on the last instruction that altered a register

Example Program

- Compute sum of 12 integers.
 - Numbers start at location x3100.
 - Program starts at location x3000.





Example Program

Address	Instruction	Comments
x 3000	1 1 1 0 0 0 1 0 1 1 1 1 1 1 1	
x 3001	0 1 0 1 0 1 1 1 1 1 1 0 0 0 0 0	R3 ← 0
x 3002	0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0 0 0	<i>R</i> 2 ← 0
x 3003	0 0 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0	R2 ← 12
x 3004	0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1	If Z, goto x300A (PC+5)
x 3005	0 1 1 0 1 0 0 0 0 1 0 0 0 0 0	Load next value to R4
x 3006	0 0 0 1 0 1 1 0 1 1 0 0 0 0 1	
x 3007	0 0 0 1 0 0 1 0 0 1 1 0 0 0 1	
x3008	0 0 0 1 0 1 0 1 1 1 1 1	Decrement R2 (counter)
x 3009	0 0 0 0 1 1 1 1 1 1 1 1 0 1 0	Goto x3004 (PC-6)




Example

Count the occurrences of a character in a file

- Program begins at location x3000
- Read character from keyboard
- Load each character from a "file"
- If file character equals input character, increment counter
- End of file is indicated by a special ASCII value: EOT (x04)
- At the end, print the number of characters and halt.

Flow Chart



Program (1 of 2)

Address	Instruction	Comments
x 3000	0 1 0 1 0 1 0 1 0 1 0 0 0 0 0	$R2 \leftarrow 0$ (counter)
x 3001	0 0 1 0 0 1 1 0 0 0 0 1 0 0 0 0	$R3 \leftarrow M[x3102]$ (ptr)
x 3002	1 1 1 1 0 0 0 0 0 0 1 0 0 1 1	Input to R0 (TRAP x23)
x 3003	0 1 1 0 0 0 1 0 1 1 0 0 0 0 0 0	$R1 \leftarrow M[R3]$
x 3004	0 0 0 1 1 0 0 0 0 1 1 1 1 0 0	<i>R</i> 4 ← <i>R</i> 1 − 4 (EOT)
x 3005	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	If Z, goto x300E
x 3006	1 0 0 1 0 0 1 0 0 1 1 1 1 1 1	$R1 \leftarrow NOTR1$
x 3007	0 0 0 1 0 0 1 0 0 1 1 0 0 0 1	R1 ← R1 + 1
x3008	0 0 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0	R1 ← R1 + R0
x 3009	0 0 0 0 1 0 1 0 0 0 0 0 0 0 1	If N or P, goto x300B




Program (2 of 2)

Address	Instruction	Comments
ж300A	0 0 0 1 0 1 0 1 0 1 0 0 0 1	R2 ← R2 + 1
ж300B	0 0 0 1 0 1 1 0 1 1 1 0 0 0 1	
x 300C	0 1 1 0 0 0 1 0 1 1 0 0 0 0 0 0	
x 300D	0 0 0 0 1 1 1 1 1 1 1 1 1 1 0	
x 300E	0 0 1 0 0 0 0 0 0 0 0 1 0 0	
x 300 F	0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0	
x 3010	1 1 1 1 0 0 0 0 <u>0 0 1 0 0 0 1</u>	
x 3011	1 1 1 1 0 0 0 0 <u>0 0 1 0 0 1 0 1</u>	
x3012	Starting Address of File	
ж3013	0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0	ASCII x30 ('0')



DATA PATH





- Global bus
 - special wires that carry a 16-bit signal to many components
 - inputs to the bus are "tri-state devices," that only place a signal on the bus when they are enabled
 - only one (16-bit) signal should be enabled at any time
 - control unit decides which signal "drives" the bus
 - any number of components can read the bus
 - register only captures bus data if it is write-enabled by the control unit
- Memory
 - Control and data registers for memory and I/O devices
 - memory: MAR (mem address reg) MDR (mem data reg).

- ALU
 - Accepts inputs from register file and from sign-extended bits from IR (immediate field).
 - Output goes to bus.
 - used by condition code logic, register file, memory
- Register File
 - Two read addresses (SR1, SR2), one write address (DR)
 - Input from bus
 - result of ALU operation or memory read
 - Two 16-bit outputs
 - used by ALU, PC, memory address
 - data for store instructions passes through ALU



- PC and PCMUX
 - Three inputs to PC, controlled by PCMUX
 - 1. PC+1 FETCH stage
 - 2. Address adder BR, JMP
 - 3. bus TRAP (discussed later)
- MAR and MARMUX
 - Two inputs to MAR, controlled by MARMUX
 - 1. Address adder LD/ST, LDR/STR
 - 2. Zero-extended IR[7:0] -- TRAP (discussed later)

- Condition Code Logic
 - Looks at value on bus and generates N, Z, P signals
 - Registers set only when control unit enables them (LD.CC)
- Control Unit Finite State Machine
 - On each machine cycle, changes control signals for next phase of instruction processing
 - who drives the bus? (GatePC, GateALU, ...)
 - which registers are write enabled? (LD.IR, LD.REG, ...)
 - which operation should ALU perform?
 - **-** ...
 - Logic includes decoder for opcode, etc.

