



Peripherals to implement:
In Ont Either:
RX TX

SPI

MISO MOSI SCK, CS

STAG SPO, TMITCK, PST, 22

SWD

What other: TZC

Questions:

Partial reconfis

+ how to do it?

+ how ho determine correct area to allocate?

+ how many blocks are needed? | what interface sismis

USB

+ How to present multiple peripheness to host?

+ How to prioritize I lo of specific peripheness

Hardware

+ what level shifting is required? Do we want ADCs?

How is bidirchonal IIO implements on an FPGA is it better than dedicated I and O lines on accomp, block?

+ High-speed PCB design? :\_\_\_