The Cm Virtual Machine Specification for Small-footprint Embedded Systems

Michel de Champlain Department of Computer Science and Software Engineering Concordia University, Montreal, Canada

November 4, 2020

Table of Contents

1	The Cm Virtual Machine Instruction Set						
	1.1	Instruction Formats	2				
	1.2	Addressing Modes	4				
	1.3	Instruction Set	7				
2	Code Patterns: A Suite of Pre-compiled Test Programs						
	2.1	Test 01: Value Types (Literals)	49				
	2.2	Test 02: Conditional Operator	52				
	2.3	Test 03: Bitwise Operators	55				
	2.4	Test 04: Equality Operators	58				
	2.5	Test 05: Relational Operators	60				
	2.6	Test 06: Shift Operators	63				
	2.7	Test 07: Extended Bitwise Assignment Operators	66				
	2.8	Test 08: Prefix and Postfix Operators	68				
	2.9	Test 09: if-else Statement	71				
	2.10	Test 10: while Statement	74				
	2.11	Test 11: break Statement	76				
		Test 12: Bit functions	78				

Chapter 1

The Cm Virtual Machine Instruction Set

In this chapter, we discuss the instruction set of a virtual machine (VM) to support programming languages intended for small footprint embedded systems. The instruction set of the VM is tailored to support a subset of the C programming language, called Cm¹, intended for a restrictive microcontroller environment such as an ATmega368P 8-bit microcontroller with 32K bytes Flash and 2K bytes SRAM used in the Arduino Nano.

We carefully cover instruction formats, addressing modes and type representation as well as introduce the entire instruction set with practical examples.

 $^{^1}$ Cm as a subset of the C programming language for microcontrollers. In music, Cm or C- means C minor. A C minor chord is a chord that has C as a root :)

Before moving on, we present in Table 1.1, some naming conventions used to express the size and range of fields within operation codes and operands.

Symbol	Meaning and Size	Range Value		
<i>></i>	signed number	<i3> or <i4> or <i8> or <i16> or <i32></i32></i16></i8></i4></i3>		
<u>></u>	unsigned number	<u3> or <u4> or <u8> or <u16> or <u32></u32></u16></u8></u4></u3>		
<v></v>	value	<i> or <u></u></i>		
<n></n>	number	<i>> or <u></u></i>		
<a>>	address	<u>></u>		
<0>	offset	<i>></i>		
<u3></u3>	3-bit unsigned	07		
<i3> 3-bit signed</i3>		-43		
<u4></u4>	4-bit unsigned nibble	015		
<i4></i4>	4-bit signed nibble	-87		
<u5></u5>	5-bit unsigned	031		
<i5> 5-bit signed</i5>		-1615		
<u8></u8>	8-bit unsigned	0255		
<i8></i8>	8-bit signed	-128127		
<u16></u16>	16-bit unsigned	065535		
<i16></i16>	16-bit signed	-3276832767		
<u32></u32>	32-bit unsigned	04294967295		
<i32></i32>	2> 32-bit signed -21474836482147483647			

Table 1.1: Instruction Format Naming Conventions.

1.1 Instruction Formats

Instruction formats determine the layout and size for each instruction of a virtual machine. Not surprisingly, the choice of instruction format is a fundamental design decision and involves several factors.

instruction formats

The first factor to consider is the instruction size itself. Making instructions short is especially important for embedded systems where memory is a limited resource. But keeping the size of an instruction very small can make it harder to decode in order to execute it. In general though, an instruction consists of an **operation code** (opcode) immediately followed by operands (or instruction parameters).

The **Cm VM** instruction formats are quite straightforward and come in one of three main formats. The **inherent** format has no operands and is self-contained in one byte, including immediate operands and displacements. The **byte-parameter** format has a single one-byte operand and requires two bytes of memory. And the **word-parameter** format has a single two-byte operand and requires three bytes of memory. All opcodes and most instructions of **Cm VM** are in inherent format and therefore require only a single byte. Many instructions, too, result in data transfer to and from the operand (32-bit) stack.

All formats are shown in Figure 1.1 below.




Figure 1.1: Instruction Formats for **Cm VM**.

A second factor to consider ensures that there is sufficient space in the instruction format to express all operations required.

The third factor to consider is the number of bits in an address field. In our case, making the 8-bit byte as the basic unit of memory was the most realistic option for 8-bit microcontrollers. The maximum addressable memory of the **Cm VM** is 64K.

The fourth factor is concerned with the usage of relative addresses. Relative addressing allows position-independent code meaning that the virtual machine code can be loaded anywhere in memory. The generation of position-independent code follows one important rule of never using absolute addressing. This is achieved by using the instruction pointer (ip) as the base register for a relative offset. **Cm VM** mainly uses relative offset for flow control (branching and calling). Very short branches are optimized by embedding an immediate 5-bit offset in a one byte opcode where the range is limited to +15 or -16 bytes from the following opcode. For short branches, the byte following the branch opcode is treated as an 8-bit offset to be used to calculate the effective address of the next instruction. Finally, long branches require 16-bit offsets. Because instructions are three bytes, long branches are expensive in terms of space.

1.2 Addressing Modes

Addressing modes specify where operands are to be retrieved, either from memory, registers, accumulators, stacks and so on. Bearing in mind the tiny nature of our embedded systems, two general methods may be used to reduce the addressing size of operands within instructions:

addressing modes

- Move the operand into a register when it is used several times.
- Use a single specification to select operands.

The above methods work well for simple operations, but are a nightmare when several intermediate results are needed. By exploiting the stack machine architecture and using the operand stack for our instruction set, we can eliminate a number of non-applicable addressing modes such as direct, register, register indirect, and so on. Consequently, only the four addressing modes below are efficiently supported by **Cm VM**:

- 1. Stack (or inherent),
- 2. Immediate, and
- 3. Relative.

 $\mathbf{5}$

For stack or inherent addressing, otherwise known as zero-address instructions, both source and destination operands are implicitly retrieved from the operand stack. This makes virtual machine instructions as short as possible by reducing address lengths to zero. Hence, inherent instructions have no operands and are self-contained in a single byte. Table 1.2 illustrates all inherent instructions sorted by opcode.

inherent format

Hex	Binary	Mnemonic	Operand	Description	Operation
00	000 00000	halt		Stop virtual machine	
01	000 00001	pop		Remove top of stack	[= v
02	000 00010	dup		Duplicate top of stack	[r r = v
03	000 00011	exit		Return from function with parameters	
04	000 00100	ret		Return from function	
05	000 00101	_		Reserved for future used	
06	000 00110	_		Reserved for future used	
07	000 00111	_		Reserved for future used	
08	000 01000	_		Reserved for future used	
09	000 01001	_		Reserved for future used	
0A	000 01010	_		Reserved for future used	
0B	000 01011	_		Reserved for future used	
0C	000 01100	not		Bitwise one's complement	[r = ~v
0D	000 01101	and		Bitwise AND	[r = v1 & v2
0E	000 01110	or		Bitwise OR	[r = v1 v2
0F	000 01111	xor		Bitwise exclusive OR	$[r = v1 ^ v2$
10	000 10000	neg		Negate	[r = -v
11	000 10001	inc		Increment	[r = ++v
12	000 10010	dec		Decrement	[r =v
13	000 10011	add		Addition	[r = v1 + v2]
14	000 10100	sub		Subtraction	[r = v1 - v2]
15	000 10101	mul		Multiplication	[r = v1 * v2]
16	000 10110	div		Division	[r = v1 / v2
17	000 10111	rem		Remainder, modulo	[r = v1 % v2
18	000 11000	shl		Shift left	[r = v1 << v2
19	000 11001	shr		Shift right	[r = v1 >> v2
1A	000 11010	teq		Test for equal	[r = v1 == v2
1B	000 11011	tne		Test for not equal	[r = v1 != v2
1C	000 11100	tlt		Test for less than	[r = v1 < v2]
1D	000 11101	tgt		Test for greater than	[r = v1 > v2]
1E	000 11110	tle		Test for less or equal	[r = v1 <= v2
1F	000 11111	tge		Test for greater or equal	[r = v1 >= v2

Table 1.2: Inherent (one byte, no operand) Instructions.

6

For **immediate addressing**, the operand is included as part of the opcode itself and is automatically fetched in one byte. Hence, immediate instructions are also self-contained in a single byte. Although 8 bits is obviously limited, it is handy for specifying small integer literals. Within the immediate addressing mode, the format specifies one or more additional fields with different ranges (<i3>, <u3>, or <i5>) and subdivides this mode into further instruction groupings as shown in Table 1.3.

immediate format

Hex	Mnemonic	Operand	Description	Operation
304F	br.i5	Label $(\langle i5 \rangle)$	Branch always	pc += <i5></i5>
506F	brf.15	Label $(\langle i5 \rangle)$	Branch if v != 1	if (TOS != 1) pc += <i5></i5>
708F	enter.u5	FctInfo $(\langle i5 \rangle)$	Set up frame	See instruction section
9097	ldc.i3	<i3></i3>	Load constant	r = <i3></i3>
989F	addv.u3	<u3></u3>	Add TOS to variable	bp[<u3>] += TOS</u3>
A0A7	ldv.u3	<u3></u3>	Load variable	$r = bp[\langle u3 \rangle]$
A8AF	stv.u3	<u3></u3>	Store variable	bp[<u3>] = r</u3>

Table 1.3: Immediate (one byte) Instructions.

Finally, for **relative addressing**, the opcode is followed by either a one byte (8-bit) or two byte (16-bit) operand. Immediate addressing, in this sense, is the optimized version of relative addressing. The operand represents an offset (<i8>, <u8>, or <u16>) or index (<i8>, <u8>, or <u16>), and is used to reference local variables and arguments. Within the relative addressing mode, the format also specifies fields of different ranges (<i8> or <i16>), and subdivides this mode into further instruction groupings as shown in Table 1.4.

relative format

Hex	Mnemonic	Operand	Description	Operation
B0	addv.u8	<u8></u8>	Add TOS to variable	bp[<u8>] += TOS</u8>
B1	ldv.u8	<u8></u8>	Load variable	r = bp[<u8>]</u8>
B2	stv.u8	< <i>u8</i> >	Store variable	bp[<u8>] = r</u8>
В3	incv.u8	< <i>u8</i> >	Increment variable	++bp[<u8>]</u8>
B4	decv.u8	< <i>u8</i> >	Decrement variable	bp[<u8>]</u8>
BF	enter.u8	< <i>u8</i> >	Set up frame on function entry	See instruction section
D5	lda.i16	<i16></i16>	Load address	See instruction section
D9	ldc.i8	< i8>	Load an 8-bit constant	[r = <i8></i8>
DA	ldc.i16	< i16>	Load a 16-bit constant	[r = <i16></i16>
DB	ldc.i32	< i32>	Load a 32-bit constant	[r = <i32></i32>
E0	br.i8	Label $(\langle i8 \rangle)$	Branch relative always	pc += <i8></i8>
E1	br.i16	Label $(\langle i16 \rangle)$	Branch relative always	pc += <i16></i16>
E3	brf.i8	Label $(\langle i8 \rangle)$	Branch relative if false	if (!r) pc += <i8></i8>
E7	call.i16	Label (< <i>i16</i> >)	Call relative	
FF	trap	< <i>u8</i> >	Trap to vector	pc = vt[<u8>]</u8>

Table 1.4: Relative (two, three, or four byte) Instructions.

1.3 Instruction Set

The following section provides an alphabetized listing of the entire **Cm VM** instruction set. A detailed description of each instruction makes up the bulk of this section (and chapter), and serves as a reference. Descriptions are presented in alphabetical order using the following format:

- The assembler syntax.
- A concise description of how it works.
- An ANSI C description of its corresponding operation. The description is designed for readability and not optimization. On the other hand, the target Cm VM also written in ANSI C, is optimized for maximum performance.
- The layout of the stack before the operation.
- The layout of the stack after the operation.
- One or more examples.

add Addition

Assembler Syntax: add

Description: The add pops the values v1 and v2 from the operand stack. The result r is v1 + v2 and is pushed back onto the operand stack.

Operation:

```
void add() {
    i32 v2 = pop();
    i32 v1 = stack[sp];

    stack[sp] = (i32)(v1 + v2);
}
```

Stack Before: [v1, v2, ...

Stack After: [r, ...

```
; [...

1dc 2
; [2, ...

1dc -3
; [2, -3, ...

add
; [-1, ...
```

addv

Add Value to a Local Variable

Assembler Syntax: addv <u3>

Description: Adds a value to the content of the specified object local variable. The addv pops the value from the operand stack. A function parameter is also considered as a local variable (see the ordering and layout on the operand stack in the enter/ret instructions). This instruction has one operand <u3> which indicates the local variable number (offset in the current frame pointer fp) in the object specified to add.

Operation:

```
void addv(u3 localVarNumber) {
    i32 value = pop();

    fp[localVarNumber] += value;
}
```

Stack Before: [value, ...

Stack After: [...

and Bitwise And

Assembler Syntax: and

Description: The and pops the values v1 and v2 from the operand stack. The result r is v1 & v2 and is pushed back onto the operand stack.

Operation:

```
void and() {
    i32 v2 = pop();
    i32 v1 = stack[sp];

    stack[sp] = (i32)(v1 & v2);
}
```

Stack Before: [v1, v2, ...

Stack After: [r, ...

```
; [... ldc 0b0101 ; [5, ... ldc 0b0110 ; [5, 4, ... and ; [4, ...
```

br

Branch at Address

Assembler Syntax: br

Description: Unconditional branch to relative or absolute address. The br adds the offset (if relative) or sets the addr (if absolute) to the instruction pointer ip.

Operation:

```
void brI8(i8 offset) { ip += offset; } // relative offset
void brU16(u16 addr) { ip = addr; } // absolute address
```

Stack Before: [...

Stack After: [...

Example:

While ; ... br While

brf Branch If False at Address

Assembler Syntax: brf

Description: Conditional branch if the top of the operand stack is false. The brf pops the value v from the operand stack and adds the offset (if relative) or sets the addr (if absolute) to the instruction pointer ip if v is false. Otherwise, if v is true then one (if relative) or two (if absolute) is added to ip.

Operation:

```
void brfI8(i8 offset) { // relative offset
   bool v = (bool)pop();
   ip += v ? 1 : offset;
}

void brfU16(u16 addr) { // absolute address
   bool v = (bool)pop();
   ip = v ? ip+2 : addr;
}
```

Stack Before: [r, ...

Stack After: [...

Example:

Else

```
; [...

ldc 3

; [3, ...

ldc 2

; [3, 2, ...

If tlt ; if (3 < 2)

; [0, ...

brf Else

; ...
```

Call Function at Address

Assembler Syntax: call <u8> or <u16>

Description: The call pushes the return address ra onto the operand stack. The call with an <i8> operand adds the relative offset to the instruction pointer ip. The call with an <u16> operand replaces the the instruction pointer ip by the absolute address <u16>.

Operation:

```
void callI8(i8 offset) { // using a relative offset
   push(ip+1);
   ip += offset;
}

void callU16(u16 addr) { // to absolute address
   push(ip+2);
   ip = addr;
}
```

Stack Before: [ra, ...

Stack After: [...

```
call Fct RA ldc 0 ; label RA corresponds to the return address pushed ; \cdots
```

dec Decrement

Assembler Syntax: dec

Description: Decrements the top of the operand stack.

Operation:

```
void dec() {
    --stack[sp];
}
```

Stack Before: [v, ...

Stack After: [v, ...

```
; [...
ldc 10
; [10, ...
dec
; [9, ...
```

decv

Decrement Variable

Assembler Syntax: decv <u3>

Description: Decrements the content of the specified object local variable. A function parameter is also considered as a local variable (see the ordering and layout on the operand stack in the enter/ret instructions). This instruction has one operand <u3> which indicates the local variable number in the object specified to decrement.

Operation:

div Divide

Assembler Syntax: div

Description: The div pops the values v1 and v2 from the operand stack. The result r is v1 / v2 and is pushed back onto the operand stack.

Operation:

```
void div() {
    i32 v2 = pop();
    i32 v1 = stack[sp];

    stack[sp] = (i32)(v1 / v2);
}
```

Stack Before: [v1, v2, ...

Stack After: [r, ...

```
; [...
ldc 3
; [3, ...
ldc 2
; [3, 2, ...
div
; [1, ...
```

dup

Duplicate

Assembler Syntax: dup

Description: Duplicates the top item on the operand stack.

Operation:

```
void dup() {
    i32 v = pop();

    stack[++sp] = (i32)v;
    stack[++sp] = (i32)v;
}
```

Stack Before: [v, ...

Stack After: [v, v, ...

```
; [...
ldc 3
; [3, ...
dup
; [3, 3, ...
```

enter Set up Frame on Function Entry

Assembler Syntax: enter <u5> or <u8>

Description: The enter instruction is the first instruction of a function. It saves the frame context of its caller, and sets up the context of the current function. The enter <u5> instruction takes only one byte and has an immediate operand u5 in the opcode. On the other hand, the enter <u8> instruction has a one-byte operand u8. Each operand represents important information about the frame context of the current function. This information is used by the instruction ret to clean up the operand stack. As such, the operand is divided into three fields containing a flag v if the function returns a value or not (void), the number of parameter(s) passed to a function (np), and the number of local variables to be allocated within the function (n1).

The instruction enter <u5> is optimized for functions up to a maximum of 3 parameters and 3 local variables. The instruction enter <u8> takes two bytes but permits up to 7 parameters and 7 local variables. To access local variables (including parameters) on the operand stack via the related instructions (ldv, stv, and so on), the following function is used:

```
int getFrameOffset(int v, int np, int nl) { return 2 + np + nl + v; }
```

Operation:

```
7 6 5 4 3 2 1 0
                                    7 6 5 4 3 2 1 0
     +----+
                                    +-+-+----+
     |0 1 1|v|np |nl |
                                    |x|v| np | nl |
     +----+
                                    +-+-+----+
       opcode.<u5>
                             opcode
                                         <u8>
       (0x60..0x7F)
                             0xF5
                                         <u8>
     76543210
     |x|v| np | nl |
     function info (fi)
void enter(int u5) {
   int fi.v = (u5 >> 4) \& 0x01;
   int fi.np = (u5 >> 2) & 0x03;
   int fi.nl = u5
                      & 0x03;
```

```
// int fi = (v << 6) | (np << 3) | nl;
             retAddr = stack[sp--]; // pop (save) caller's return address
                                     // allocate space for local variables
             sp += nl;
             stack[++sp] = fi;
                                     // push function info
             stack[++sp] = bp;
                                     // push (save) caller's bp (context)
             bp = sp;
                                     // set frame context for the current function
             stack[++sp] = retAddr; // push back the caller's return address
         }
         void enter(int u8) {
             int np = (u8 >> 4) & 0x0F;
int nl = u8 & 0x0F;
                                 & 0x0F;
             stack[++sp] = bp; // push (save) caller's bp (context)
                               // set frame context for the current function
             bp = sp;
                                // allocate space for local variables
             sp += nl;
         }
Stack Before:
         sp -> | retAddr |
                   pn-1 |
                   . . .
                  p1
               | p0
               [p0, p1, ..., pn-1, retAddr, ...
Stack After:
         int getFrameOffset(int v, int np, int nl) { return 2 + np + nl + v; }
       sp->bp->|caller bp| bp + 0
               | retAddr | bp - 1
               | fctInfo | bp - 2
                  ln-1 | bp - 3
```

[p0, p1, ..., pn-1, 10, 11, ..., ln-1, <u5>, ra, bp, ...

. . . | 11 | 10

| p0

| pn-1 | . . . l p1

- 1

```
© 2001-2020 by Michel de Champlain
```

Example: The following is the stack state after the execution of the enter (*):

```
bp -> |caller bp| bp + 0
      | retAddr | bp - 1
         <ubox | bp - 2 | bp - 3 | bp - 4
              | bp - 5
      l p
      [p, retAddr, bp, i, j, ...
void fct(int p) {
                      // function with one parameter and two local variables
    int i, j;
                      // where v = 0, np = 0x01, and nl = 0x02
                      // enter 6 ; (0x01 << 2)|0x02
                      //
                                                                    bp - getFrameOffset(v,np,nl)
    j = i = p;
                      // ldv
                                0 ; load from stack[bp-2] or stack[bp - getFrameOffset(0, 1, 2)]
                      // dup
                      // stv
                                1 ; store to stack[bp+1] or stack[bp - getFrameOffset(1, 1, 2)]
                                2; store to stack[bp+2] or stack[bp - getFrameOffset(2, 1, 2)]
    //...
}
```

Note: enter 0 is useless since it means to set up a frame with parameters and no local variables. In such a case, the instruction can be removed for optimization purposes. Hence, the Cm compiler is removes all enter 0 when it generates the code.

halt

Stop Virtual Machine

Assembler Syntax: halt

Description: Stops the virtual machine. This instruction is also used to set breakpoints in the **CDotM**.

Operation:

```
void halt() {
    // Stop the virtual machine.
}
```

Stack Before: [...

Stack After: [...

```
; [... ldc 3 ; [3, ... halt
```

inc Increment

Assembler Syntax: inc

Description: Increments the top of the operand stack.

Operation:

```
void inc() {
    ++stack[sp];
}
```

Stack Before: [...

Stack After: [...

```
; [...
ldc 2
; [2, ...
inc
; [3, ...
```

incv

Increment Variable

Assembler Syntax: incv <u3>

Description: Increments the content of the specified object local variable. A function parameter is also considered as a local variable (see the ordering and layout on the operand stack in the enter/ret instructions). This instruction has one operand <u3> which indicates the local variable number in the function specified to increment.

Operation:

```
module Counter {
   public int count;
   public void fct(ref Counter this, int p, Counter c) {
           enter ??; offsets ==> this = 0; p = 1; c = 2; v = 3
       int v;
       v++;
           ldv
                  0 ; push this
           incv
                 3 ; this.v++
       p++;
           ldv
                  0 ; push this
           incv 1 ; this.p++
       c.count++;
                  2 ; push this
           ldv
           incf
                  0 ; this.count++
           ret
   }
```

ldc Load Constant

Assembler Syntax: ldc <i3> or <i8> or <i16>

Description: Loads a constant onto the operand stack. The ldc pushes the integer <i> onto the operand stack.

Operation:

```
void ldc(I3 i3) { stack[++sp] = i3; } // [-4..3]
void ldc(I8 i8) { stack[++sp] = i8; } // [-128..127]
void ldc(I16 i16) { stack[++sp] = i16; } // [-32768..32767]
```

Stack Before: [...

Stack After: [<i>, ...

Where $\langle i \rangle$ represents $\langle i3 \rangle$, $\langle i8 \rangle$, or $\langle i16 \rangle$.

```
ldc 1
ldc -9
ldc 130
; [1, -9, 130, ...
```

ldv

Load from Local Variable

Assembler Syntax: ldv <u3> or <u8>

Description: Retrieves a value or a reference from a local variable and pushes it onto the operand stack. A function parameter is also considered as a local variable (see ordering in the enter/ret instructions). This instruction has one operand, u3 or u8, which indicates the variable number in the current stack frame to push.

Operation:

```
void ldv(u8 localVarNumber) {
   push(stack[localVarNumber]);
}
```

Stack Before: [...

Stack After: [v, ...

mul Multiply

Assembler Syntax: mul

Description: The mul pops the values v1 and v2 from the operand stack. The result r is v1 * v2 and is pushed back onto the operand stack.

Operation:

```
void mul() {
    i32 v2 = pop();
    i32 v1 = stack[sp];

    stack[sp] = (i32)(v1 * v2);
}
```

Stack Before: [v1, v2, ...

Stack After: [r, ...

```
; [...

1dc 2 ; [2, ...

1dc -3 ; [2, -3, ...

mul ; [-6, ...
```

neg Negate

Assembler Syntax: neg

Description: The neg pops the value v from the operand stack. The result r is -v, the bitwise two's complement of v, and is pushed back onto the operand stack.

Operation:

```
void neg() {
    stack[sp] = (i32)-stack[sp];
}
```

Stack Before: [v, ...

Stack After: [-v, ...

```
; [...
ldc 9
; [9, ...
neg
; [-9, ...
```

not Bitwise One's Complement

Assembler Syntax: not

Description: The not pops the value v from the operand stack. The result r is \tilde{v} , the bitwise one's complement of v,and is pushed back onto the operand stack.

Operation:

```
void not() {
    stack[sp] = (i32)~stack[sp];
}
```

Stack Before: [...

Stack After: [...

```
; [...
ldc 0xAA55
; [0xAA55, ... or [0b101010101010101, ...
not
; [0x55AA, ... or [0b010101010101010, ...
```

Or Bitwise Or

Assembler Syntax: or

Description: The or pops the values v1 and v2 from the operand stack. The result r is $v1 \mid v2$ and is pushed back onto the operand stack.

Operation:

```
void or() {
    i32 v2 = pop();
    i32 v1 = stack[sp];
    stack[sp] = (i32)(v1 | v2);
}
```

Stack Before: [v1, v2, ...

Stack After: [r, ...

```
; [...
ldc 0b0101
; [5, ...
ldc 0b0110
; [5, 4, ...
or
; [7, ...
```

pop

Remove Top of Stack

Assembler Syntax: pop

Description: Discards the top of stack.

Operation:

```
void pop() { --sp; }
```

Stack Before: [v, ...

Stack After: [...

Example:

; [...

ldc ; [5, ...

pop

; [...

rem Remainder

Assembler Syntax: rem

Description: The rem pops the values v1 and v2 from the operand stack. The result r is v1 % v2 and is pushed back onto the operand stack.

Operation:

```
void rem() {
    i32 v2 = pop();
    i32 v1 = stack[sp];
    stack[sp] = (i32)(v1 % v2);
}
```

Stack Before: [v1, v2, ...

Stack After: [r, ...

ret Clean up Frame and Return

Assembler Syntax: ret

Description: The ret instruction is the last instruction of a function. It returns and restores the frame context of its caller, and sets up the context of the current function. The operand u4 is divided into two fields of values containing a flag v if the function returns a value or not (void), and the number of local variables that has been allocated within the function (n1).

Operation:

```
3 2 1 0
+-+----+
|v| nl | if v = 0 means the operand stack contains no return value (void)
+-+----+
v = 1 means the operand stack contains a value to be returned
```

```
void ret(int u4) {
   int v = (u4 >> 3) & 0x01;
         nl = u4
                        & 0x07;
        (*retAddr)();
    int
    if (v) v = stack[sp--]; // save the return value in v (if any)
    sp -= nl;
                           // deallocate space for local variables
    bp = stack[sp--];
                           // pop (restore) caller's bp (context)
    retAddr = stack[sp--]; // pop (save) caller's return address
    bp = sp;
                           // set frame context for the current function
    sp += nl;
                           // allocate space for local variables
}
void ret() {
   int u5 = stack[bp-2];
    int
         v = (u5 >> 4) \& 0x01;
    int np = (u5 >> 2) & 0x03;
    int nl = u5
                       & 0x03;
         (*retAddr)();
    int.
         retVal;
    if (v) retVal = stack[sp--]; // save the return value in v (if any)
    bp = stack[sp--];
                              // pop (restore) caller's bp (context)
                              // pop (save) caller's return address
    retAddr = stack[sp--];
    sp -= (np+nl+1);
                                // deallocate space for parameters, local variables, and <u5>
    if (v) stack[++sp] = retVal; // push back the return value (if any)
    stack[++sp] = retAddr;
                              // push back the caller's return address
}
```

Stack Before:

```
sp->| retVal | (if any)
 bp->|caller bp| bp + 0
     | retAddr | bp - 1
     | <u5> | bp - 2
        ln-1 | bp - 3
     | 11
     | 10
             - 1
     | pn-1 |
     - ... - l
     | p0 |
     [p0, p1, ..., pn-1, 10, 11, ..., ln-1, <u5>, ra, bp, ...
sp -> | retVal | (if any)
     | ln-1 |
         . . .
     | 11
            | bp + 2
     10 | bp + 1
bp \rightarrow |caller bp| bp + 0
     | retAddr | bp - 1
     | pn-1 | bp - 2
     , ... z
     | p0 |
     [p0, p1, ..., pn-1, ra, bp, 10, 11, ..., ln-1, ...
```

Stack After:

Example: The following is the stack state after the execution of the enter (*):

```
sp -> | j | bp + 2
| i | bp + 1
bp -> |caller bp| bp + 0
      | retAddr | bp - 1
| p | bp - 2
       [p, retAddr, bp, i, j, \dots
void fct(int p) {
                          \ensuremath{//} function with one parameter and two local variables
    int i, j;
                          // where np = 0x01 and nl = 0x02
                          // enter 6 ; (0x01 << 2)|0x02
                          // (*)
                          //
                                                                                bp - getFrameOffset(v,np)
                          // ldv
    j = i = p;
                                      0 ; load from stack[bp-2] or stack[bp - getFrameOffset(0, 1)]
                          // dup
                          // stv
// stv
                                    1 ; store to stack[bp+1] or stack[bp - getFrameOffset(1, 1)]
2 ; store to stack[bp+2] or stack[bp - getFramrOffset(2, 1)]
    //...
                          // ret
}
```

shl Shift Left

Assembler Syntax: shl

Description: The \mathfrak{shl} pops the values \mathfrak{vl} and $\mathfrak{v2}$ from the operand stack. The result \mathfrak{r} is \mathfrak{vl} << $\mathfrak{v2}$ and is pushed back onto the operand stack.

Operation:

```
void sh1() {
    i32 v2 = pop();
    i32 v1 = stack[sp];

    stack[sp] = (i32)(v1 << v2);
}</pre>
```

Stack Before: [v1, v2, ...

Stack After: [r, ...

```
; [...
ldc 0b0110
; [6, ...
ldc 1
; [6, 1, ...
shl
; [12, ...
```

shr Shift Right

Assembler Syntax: shr

Description: The shr pops the values v1 and v2 from the operand stack. The result r is v1 >> v2 and is pushed back onto the operand stack.

Operation:

```
void shr() {
    i32 v2 = pop();
    i32 v1 = stack[sp];

    stack[sp] = (i32)(v1 >> v2);
}
```

Stack Before: [v1, v2, ...]

Stack After: [r, ...

```
; [...
ldc 0b0110
; [6, ...
ldc 1
; [6, 1, ...
shr
; [3, ...
```

sub Substract

Assembler Syntax: sub

Description: The sub pops the values v1 and v2 from the operand stack. The result r is v1 - v2 and is pushed back onto the operand stack.

Operation:

```
void sub() {
    i32 v2 = pop();
    i32 v1 = stack[sp];
    stack[sp] = (i32)(v1 - v2);
}
```

Stack Before: [v1, v2, ...

Stack After: [r, ...

Stv Store into Local Variable

Assembler Syntax: stv <u3> or <u8>

Description: Pops a value or a reference from the operand stack and stores it in a parameter or a local variable. A function parameter is also considered as a local variable (see ordering in the enter/ret instructions). This instruction has one operand, u3 or u8, which indicates the variable number in the current stack frame to push.

; [3, ...

; [...

Operation:

```
void stv(u8 localVarNumber) {
    i32 value = pop();
    stack[localVarNumber] = value;
}

Stack Before: [v, ...

Stack After: [...

Example:

public void fct() {
    int n;  // local variable 0
    // ...
    n = 3;
```

ldc

stv

}

0

teq Test for Equality

Assembler Syntax: teq

Description: The teq pops the values v1 and v2 from the operand stack. The result r is v1 == v2 and is pushed back onto the operand stack.

Operation:

```
void teq() {
    i32 v2 = pop();
    i32 v1 = stack[sp];

    stack[sp] = (i32)(v1 == v2);
}
```

Stack Before: [v1, v2, ...

Stack After: [r, ...

tge Test for Greater or Equal

Assembler Syntax: tge

Description: The tge pops the values v1 and v2 from the operand stack. The result r is v1 >= v2 and is pushed back onto the operand stack.

Operation:

```
void tge() {
    i32 v2 = pop();
    i32 v1 = stack[sp];

    stack[sp] = (i32)(v1 >= v2);
}
```

Stack Before: [v1, v2, ...

Stack After: [r, ...

tgt Test for Greater Than

Assembler Syntax: tgt

Description: The tgt pops the values v1 and v2 from the operand stack. The result r is v1 > v2 and is pushed back onto the operand stack.

Operation:

```
void tgt() {
    i32 v2 = pop();
    i32 v1 = stack[sp];

    stack[sp] = (i32)(v1 > v2);
}
```

Stack Before: [v1, v2, ...

Stack After: [r, ...

tle Test for Less Than or Equal

Assembler Syntax: tle

Description: The tle pops the values v1 and v2 from the operand stack. The result r is $v1 \le v2$ and is pushed back onto the operand stack.

Operation:

```
void tle() {
    i32 v2 = pop();
    i32 v1 = stack[sp];

    stack[sp] = (i32)(v1 <= v2);
}</pre>
```

Stack Before: [v1, v2, ...

Stack After: [r, ...

tlt Test for Less Than

Assembler Syntax: add

Description: The tlt pops the values v1 and v2 from the operand stack. The result r is v1 < v2 and is pushed back onto the operand stack.

Operation:

```
void tlt() {
    i32 v2 = pop();
    i32 v1 = stack[sp];

    stack[sp] = (i32)(v1 < v2);
}</pre>
```

Stack Before: [v1, v2, ...

Stack After: [r, ...

tne

Test for Non Equality

Assembler Syntax: tne

Description: The tne pops the values v1 and v2 from the operand stack. The result r is v1 != v2 and is pushed back onto the operand stack.

Operation:

```
void tne() {
    i32 v2 = pop();
    i32 v1 = stack[sp];

    stack[sp] = (i32)(v1 != v2);
}
```

Stack Before: [v1, v2, ...

Stack After: [r, ...

trap Trap

Assembler Syntax: trap <u8>

Description: The trap instruction provides customized services for developers. In other words, its behavior can be defined for the need of the embedded target application. This instruction has one operand u8 which indicates the service number requested.

The current **Cm VM** makes 8 services available for console output services (debugging purpose). In our case, the behavior of the **trap** pops the value v from the operand stack and prints the value on the console output.

The complete implementation of the trap instructions below are isolated in the system.h and system.c files with the source code of the Cm VM. Developers can replace these services with their own implementations.

Operation:

```
trap 0x82 (PutI) - Print a signed integer (int) on console output.

trap 0x83 (PutU) - Print an unsigned integer (uint) on console output.

trap 0x81 (PutC) - Print a character (char) on console output.

trap 0x80 (PutB) - Print a boolean (bool) on console output.

trap 0x86 (PutX) - Print a byte (u8) on console output. The byte

is converted to two hexadecimal digits.

trap 0x85 (PutS) - Print a C string on console output.

trap 0x87 (PutN) - Print a newline on console output.
```

Stack Before: [v, ...

Stack After: [...

XOI Bitwise Exclusive Or

Assembler Syntax: xor

Description: The xor pops the values v1 and v2 from the operand stack. The result r is v1 $^{\circ}$ v2 and is pushed back onto the operand stack.

Operation:

```
void xor() {
    i32 v2 = pop();
    i32 v1 = stack[sp];
    stack[sp] = (i32)(v1 ^ v2);
}
```

Stack Before: [v1, v2, ...

Stack After: [r, ...

```
; [...
ldc 0b0101
; [5, ...
ldc 0b0110
; [5, 4, ...
xor
; [3, ...
```

Chapter 2

Code Patterns: A Suite of Pre-compiled Test Programs

In this chapter, we present a suite of test programs and their corresponding code generation for the **Cm VM**. The format of the generated programs are in assembly language. These code patterns help to understand the resulting instructions and how they will be interpreted by the **Cm VM**.

2.1 Test 01: Value Types (Literals)

```
void Main() {
   puts("Test 01: Value Types (Literals)\n");
   puts("-128|127|127|127|000DECAF|0000AB8D|0|9|a|A|10|10|10|10|10|false|true\n");
   // Integral literals:
   puti(-128); putc('|'); puti(+127); putc('|');
   puti(127); putc('|'); putu(127U); putc('|');
   putx(0xDECAF); putc('|'); putx(0XAB8D); putc('|');
    // Character literals:
   putc('0'); putc('|'); putc('9');
                                       putc('|');
   putc('a'); putc('|'); putc('A'); putc('|');
   puti('\n'); putc('|'); puti('\xA'); putc('|');
   puti('\uA'); putc('|'); puti(OxA); putc('|'); puti(0x00000A); putc('|');
   // Boolean literals:
   putb(false); putc('|'); putb(true);
   putn();
}
```

Corresponding Assembly Source Code Generation:

sAddr 0 :0000	Dbj. Code [0000]	Size 0	Label \$Component_Begin	Name	Operand	Comment
:0000 E		3	1	br.i16	\$Component_End	
:0003	[0003]	0	T.C.Main@()v		<u>-</u>	
*0003		0	;			
:0003 D		3		lda.i16	Test 01: Value Types (Literals)	
0006 F	F 85	2		trap	85	; puts
*0008	NE OORD	0 3	;	ldo :16	-128 127 127 127 000DECAE 0000AB8	
:0008 D 000b F		2		lda.i16 trap	-128 127 127 127 000DECAF 0000AB8 85	; puts
*000d	- 00	0	;	up		, pass
*000d D	9 80	2	•	ldc.i8	-128	
000f F	FF 82	2		trap	82	; puti
*0011		0	;			
*0011 D		2		ldc.i8	124	
0013 F	F 81	2		trap	81	; putc
*0015 *0015 D	19 7F	0 2	;	ldc.i8	127	
0015 D		2		trap	82	; puti
*0017	- 02	0	;	up		, paul
*0019 D	9 7C	2		ldc.i8	124	
001b F	FF 81	2		trap	81	; putc
*001d		0	;			
*001d D		2		ldc.i8	127	
001f F	F 82	2		trap	82	; puti
*0021 *0021 D	00 7C	0 2	;	lda io	124	
*0021 D		2		ldc.i8 trap	124 81	; putc
*0025 F	. 01	0	;	orup	<u>-</u>	, pace
*0025 D	9 7F	2	,	ldc.i8	127	
0027 F		2		trap	83	; putu
*0029		0	;			
*0029 D		2		ldc.i8	124	
002b F	F 81	2		trap	81	; putc
*002d	DB OOODECAE	0	;	1dc i30	012550	
*002d D	OB 000DECAF	5 2		ldc.i32 trap	912559 86	; putx
*0032 F	- 00	0	;	31 up		, puon
*0034 D	9 7C	2	•	ldc.i8	124	
0036 F		2		trap	81	; putc
*0038		0	;			
	OB 0000AB8D	5		ldc.i32	43917	
003d F	FF 86	2		trap	86	; putx
*003f	00 7C	0	;	140 :0	124	
*003f D		2		ldc.i8	124 81	· nutc
*0041 F	. 01	0	;	trap	01	; putc
*0043 D	9 30	2	,	ldc.i8	48	
0045 F		2		trap	81	; putc
*0047		0	;	-		-
*0047 D		2		ldc.i8	124	
0049 F	FF 81	2		trap	81	; putc
*004b	20. 20	0	;	14- 40	F.7	
*004b D		2 2		ldc.i8	57 81	· nutc
*004d F	.t 01	0	;	trap	81	; putc
*0041 *004f D	9 7C	2	,	ldc.i8	124	
0051 F		2		trap	81	; putc
*0053		0	;	•		-
*0053 D		2		ldc.i8	97	
0055 F	FF 81	2		trap	81	; putc
*0057		0	;			

Generate 'exe' file 'T01.exe' with 267 bytes

```
*0057 D9 7C
                     2
                                                               ldc.i8
                                                                           124
0059 FF 81
                     2
                                                               trap
                                                                           81
                                                                                                              ; putc
*005b
                     0
*005b D9 41
                     2
                                                               ldc.i8
                                                                           65
005d FF 81
                                                               trap
                                                                           81
                                                                                                              ; putc
*005f
                     0
*005f D9 7C
                                                               ldc.i8
                                                                           124
0061 FF 81
                     2
                                                               trap
                                                                           81
                                                                                                              ; putc
*0063
*0063 D9 OA
                     2
                                                               1dc.i8
                                                                           10
0065 FF 82
                     2
                                                                           82
                                                               trap
                                                                                                              ; puti
*0067
                         ;
*0067 D9 7C
                                                               ldc.i8
                                                                           124
0069 FF 81
                                                               trap
                                                                                                              ; putc
*006b
*006b D9 OA
                                                               ldc.i8
                                                                           10
006d FF 82
                     2
                                                               trap
                                                                           82
                                                                                                              ; puti
*006f
*006f D9 7C
                                                               ldc.i8
0071 FF 81
                     2
                                                               trap
                                                                           81
                                                                                                              ; putc
*0073
*0073 D9 OA
                     2
                                                               ldc.i8
                                                                           10
0075 FF 82
                                                               trap
                                                                           82
                                                                                                              ; puti
*0077
*0077 D9 7C
                     2
                                                               ldc.i8
                                                                           124
0079 FF 81
                                                               trap
                                                                                                              ; putc
*007b
                     0
*007b D9 OA
                                                               ldc.i8
                                                                           10
007d FF 82
                                                               trap
                                                                           82
                                                                                                              ; puti
*007f
                     0
*007f D9 7C
                     2
                                                               ldc.i8
                                                                            124
0081 FF 81
                     2
                                                               trap
                                                                           81
                                                                                                              ; putc
*0083
                                                               ldc.i8
*0083 D9 OA
                     2
                                                                           10
0085 FF 82
                     2
                                                               trap
                                                                           82
                                                                                                              ; puti
*0087
                         ;
*0087 D9 7C
                                                               ldc.i8
                                                                           124
0089 FF 81
                                                               trap
                                                                           81
                                                                                                              ; putc
*008b
*008b 90
                     1
                                                               ldc.i3
                                                                           0
008c FF 80
                                                               trap
                                                                           80
                                                                                                              ; putb
*008e
*008e D9 7C
                                                               ldc.i8
                                                                           124
0090 FF 81
                     2
                                                               trap
                                                                           81
                                                                                                              ; putc
*0092
*0092 91
                     1
                                                               ldc.i3
0093 FF 80
                                                                           80
                                                               trap
                                                                                                              ; putb
*0095
0095 FF 87
                     2
                                                               trap
                                                                           87
                                                                                                              ; putn
*0097
*0097 04
                                                               ret
:0098
        [0152]
                         T.C._init@()v
*0098 04
:0099
        [0153]
                     0
                         $Component_End
:0099 E7 FFFF
                                                               calls.i16
                                                                           T.C._init@()v
:009c E7 FF67
                     3
                                                               calls.i16
                                                                           T.C.Main@()v
*009f 00
                     1
                                                               halt
/00a0 54 54 ..
                     4
                        T.C
                                                               .cstring
                                                                           "T.C"
/00a4 54 54 ..
                   33
                                                               .cstring
                                                                           "Test 01: Value Types (Literals)"
                         Test 01: Value Types (Literals)
/00c5 2D 2D ...
                   70
                         -128|127|127|127|000DECAF|0000AB8D|0|9|a|A|10|10|10|10|10|false|true
                                                                           "-128|127|127|127|000DECAF|0000AB8D|0|9|a|A|10
                                                               .cstring
```

2.2 Test 02: Conditional Operator

```
void Main() {
   puts("Test 02: Conditional Operator\n");
   puts("3|4|5\n");
   var int a, b, r;
    a = 3; b = 4;
    r = a < b ? a : b;
   puti(r); putc('|'); // 3
   a = -4;
   r = a < 0 ? -a : a;
   puti(r); putc('|'); // 4
   a = 5;
    r = a < 0 ? -a : a;
   puti(r);
                        // 5
   putn();
}
```

Corresponding Assembly Source Code Generation:

sAddr :0000	Obj. Code [0000]	Size 0	Label \$Component_Begin	Name	Operand	Comment
	E1 004D	3	#component_begin	br.i16	\$Component_End	
:0003	[0003]	0	T.C.Main@()v			
*0003	73	1		enter	3	
*0004		0	;			
	D5 0054	3		lda.i16	Test 02: Conditional Operator	
	FF 85	2		trap	85	; puts
*0009			;			
	D5 006E	3		lda.i16	3 4 5	
	FF 85	2		trap	85	; puts
*000e			;			
*000e	00	0	;	11- 10	2	
*000e		1		ldc.i3	3	
*000f	A8	1		stv.u3	0	
*0010	D9 04	0 2	;	ldc.i8	4	
*0010		1		stv.u3	1	
*0012	H3	0		stv.us	1	
*0013	10	1	;	ldv.u3	0	
*0014		1		ldv.u3	1	
*0015		1		tlt	1	
	E3 05	2		brf.i8	\$1	
*0018		1		ldv.u3	0	
	E0 03	2		br.i8	\$2	
:001b	[0027]	0	\$1		•	
*001b		1		ldv.u3	1	
:001c	[0028]	0	\$2			
*001c	AA	1		stv.u3	2	
*001d		0	;			
*001d	A2	1		ldv.u3	2	
001e	FF 82	2		trap	82	; puti
*0020		0	;			
*0020	D9 7C	2		ldc.i8	124	
	FF 81	2		trap	81	; putc
*0024			;			
*0024		1		ldc.i3	-4	
*0025	A8	1		stv.u3	0	
*0026		0	;		•	
*0026		1		ldv.u3	0	
*0027		1		ldc.i3	0	
*0028		1 2		tlt	ФЭ	
*0029	E3 06	1		brf.i8 ldv.u3	\$3 0	
*002b		1			O	
	E0 03	2		neg br.i8	\$4	
	[0047]		\$3	DI.10	Ψ1	
*002f		1	40	ldv.u3	0	
:0030		0	\$4	147.40		
*0030		1	•	stv.u3	2	
*0031		0	;			
*0031	A2	1		ldv.u3	2	
	FF 82	2		trap	82	; puti
*0034		0	;	=		-
	D9 7C	2		ldc.i8	124	
0036	FF 81	2		trap	81	; putc
*0038			;			
	D9 05	2		ldc.i8	5	
*003a	A8	1		stv.u3	0	
*003b		0	;			
*003b		1		ldv.u3	0	
*003c	90	1		ldc.i3	0	

```
*003d 1C
                   1
                                                           tlt
:003e E3 06
                   2
                                                           brf.i8
                                                                       $5
*0040 A0
                   1
                                                           ldv.u3
                                                                       0
*0041 10
                                                           neg
                   1
:0042 E0 03
                                                           br.i8
                                                                       $6
:0044 [0068]
                   0
                       $5
*0044 A0
                   1
                                                           ldv.u3
:0045 [0069]
                   0
                       $6
*0045 AA
                                                           stv.u3
*0046
                   0
*0046 A2
                   1
                                                           ldv.u3
                                                                       2
0047 FF 82
                                                           trap
                                                                       82
                                                                                                        ; puti
*0049
0049 FF 87
                                                           trap
                                                                       87
                                                                                                        ; putn
*004b
*004b 03
                   1
                                                           exit
:004c
       [0076]
                   0
                       T.C._init@()v
*004c 04
                   1
                                                           ret
:004d
      [0077]
                       Component\_End
:004d E7 FFFF
                   3
                                                           calls.i16
                                                                       T.C._init@()v
:0050 E7 FFB3
                                                           calls.i16
                                                                       T.C.Main@()v
*0053 00
                   1
                                                           halt
/0054 54 54 ..
                                                                       "T.C"
                       T.C
                                                           .cstring
/0058 54 54 ..
                  31 Test 02: Conditional Operator
                                                           .cstring
                                                                       "Test 02: Conditional Operator"
                                                                       "3|4|5"
                                                           .cstring
```

Generate 'exe' file 'TO2.exe' with 126 bytes

2.3 Test 03: Bitwise Operators

```
void Main() {
   puts("Test 03: Bitwise Operators\n");
   puts("0000005A|00003C5A|00003C00|FFFFFFA5|FFFC3A5\n");
   var int a, b, r;
   a = 0x0000005A; // = 00000000 00000000 00000000 01011010
                    // = 00000000 00000000 00111100 01011010
   b = 0x00003C5A;
             // Result:
   r = a \& b; // 0000005A = 00000000 00000000 00000000 01011010
   putx(r); putc('|');
   r = a \mid b; // 00003C5A = 00000000 00000000 00111100 01011010
   putx(r); putc('|');
   putx(r); putc('|');
            // FFFFFA5 = 11111111 11111111 11111111 10100101
   r = ~a;
   putx(r); putc('|');
   r = b;
             // FFFFC3A5 = 11111111 11111111 11000011 10100101
   putx(r);
   putn();
}
```

Corresponding code generation:

•	00 0011011116	,	ae generation			
sAddr	Obj. Code	Size	Label	Name	Operand	Comment
:0000	[0000]	0	<pre>\$Component_Begin</pre>			
	E1_004C	3		br.i16	\$Component_End	
:0003		0	T.Expr.Main@()v			
*0003	73	1		enter	3	
*0004	DE COEC	0	;	11- :40	The state of the s	
	D5 0056	3		lda.i16	Test 03: Bitwise Operators	
*0007	FF 85	2 0		trap	85	; puts
	D5 006D	3	;	lda.i16	0000005A 00003C5A 00003C00 FFFFF	E V E EE E E C 3 V E
	FF 85	2		trap	85	; puts
*000e	11 00	0	;	urup	00	, paus
	D9 5A	2	,	ldc.i8	90	
*0010		1		stv.u3	0	
*0011		0	;			
	DA 3C5A	3	•	ldc.i16	15450	
*0014	A9	1		stv.u3	1	
*0015		0	;			
*0015	AO	1		ldv.u3	0	
*0016	A1	1		ldv.u3	1	
*0017		1		and		
*0018	AA	1		stv.u3	2	
*0019		0	;			
*0019		1		ldv.u3	2	
	FF 86	2		trap	86	; putx
*001c		0	;	11 .0	404	
	D9 7C FF 81	2 2		ldc.i8	124	
*001e	rr ol	0		trap	81	; putc
*0020	40	1	;	ldv.u3	0	
*0020		1		ldv.u3	1	
*0022		1		or	_	
*0023		1		stv.u3	2	
*0024		0	;			
*0024	A2	1		ldv.u3	2	
0025	FF 86	2		trap	86	; putx
*0027		0	;			
	D9 7C	2		ldc.i8	124	
	FF 81	2		trap	81	; putc
*002b		0	;			
*002b		1		ldv.u3	0	
*002c		1		ldv.u3	1	
*002d *002e		1 1		xor	2	
*002e	AA	0		stv.u3	2	
*0021	Δ2	1	;	ldv.u3	2	
	FF 86	2		trap	86	: putx
*0032		0	;	orup		; putx
	D9 7C	2	,	ldc.i8	124	
	FF 81	2		trap	81	; putc
*0036		0	;	•		, 1
*0036	AO	1		ldv.u3	0	
*0037	97	1		ldc.i3	-1	
*0038		1		xor		
*0039		1		stv.u3	2	
*003a		0	;			
*003a		1		ldv.u3	2	
	FF 86	2		trap	86	; putx
*003d		0	;	11- 10	104	
	D9 7C	2		ldc.i8	124	
003f *0041	FF 81	2		trap	81	; putc
↑ 0041		U	;			

```
*0041 A1
                    1
                                                            ldv.u3
                                                                        1
*0042 97
                    1
                                                            ldc.i3
*0043 OF
                    1
                                                            xor
*0044 AA
                                                            stv.u3
                                                                        2
                    1
*0045
                    0
*0045 A2
                   1
                                                            ldv.u3
                                                                        2
0046 FF 86
                                                            trap
                                                                                                         ; putx
*0048
0048 FF 87
                                                            trap
                                                                                                         ; putn
*004a
                    0
*004a 03
                    1
                                                            exit
:004b
       [0075]
                    0
                       T.Expr._init@()v
*004b 04
                   1
                                                            ret
:004c [0076]
                       $Component_End
:004c E7 FFFF
                   3
                                                            calls.i16 T.Expr._init@()v
:004f E7 FFB4
                   3
                                                            calls.i16 T.Expr.Main@()v
*0052 00
                                                            halt
/0053 54 54 ..
                                                            .cstring
                                                                        "T.Expr"
                   7
                       T.Expr
                                                                        "Test 03: Bitwise Operators"
/005a 54 54 ..
                  28
                       Test 03: Bitwise Operators
                                                            .cstring
                                                            .\mathtt{cstring}
                                                                        "0000005A|00003C5A|00003C00|FFFFFA5|FFFC3A5"
```

Generate 'exe' file 'TO3.exe' with 164 bytes

2.4 Test 04: Equality Operators

Corresponding code generation:

sAddr	Obj. Code		Label	Name	Operand	Comment
:0000	[0000]	0	<pre>\$Component_Begin</pre>			
	E1_0035_	3		br.i16	\$Component_End	
:0003	[0003]	0	T.Expr.Main@()v			
*0003	72	1		enter	2	
*0004		0	;			
	D5 003F	3		lda.i16	Test 04: Equality Operators	
	FF 85	2		trap	85	; puts
*0009		0	;			
	D5 0057	3		lda.i16	false true	
	FF 85	2		trap	85	; puts
*000e		0	;			
*000e		2		ldc.i8	57	
*0010	A8	1		stv.u3	0	
*0011		0	;			
*0011		1		ldv.u3	0	
*0012		2		ldc.i8	9	
*0014		1		tne		
:0015		2		brf.i8	\$1	
*0017		1		ldc.i3	0	
:0018		2		br.i8	\$2	
:001a	[0026]	0	\$1			
*001a		1		ldc.i3	1	
:001b	[0027]	0	\$2			
*001b	A9	1		stv.u3	1	
*001c		0	;			
*001c		1		ldv.u3	1	
	FF 80	2		trap	80	; putb
*001f		0	;			
*001f		2		ldc.i8	124	
	FF 81	2		trap	81	; putc
*0023		0	;			
*0023		1		ldv.u3	0	
*0024		2		ldc.i8	9	
*0026		1		teq		
:0027		2		brf.i8	\$3	
*0029		1		ldc.i3	0	
:002a		2		br.i8	\$4	
:002c	[0044]	0	\$3			
*002c		1		ldc.i3	1	
:002d	[0045]	0	\$4	_		
*002d	A9	1		stv.u3	1	
*002e		0	;			
*002e		1		ldv.u3	1	
	FF 80	2		trap	80	; putb
*0031		0	;	_		
	FF 87	2		trap	87	; putn
*0033		0	;			
*0033		1		exit		
:0034	[0052]	0	T.Exprinit@()v			
*0034		1	40	ret		
:0035	[0053]	0	\$Component_End		m. n	
	E7 FFFF	3		calls.i16	T.Exprinit@()v	
	E7 FFCB	3		calls.i16	T.Expr.Main@()v	
*003b		1	т. Г	halt	UT. P	
	54 54	7	T.Expr	.cstring	"T.Expr"	
	54 54	29	Test 04: Equality Operators	.cstring	"Test 04: Equality Operators"	
/0060	66 66	12	false true	.cstring	"false true"	

Generate 'exe' file 'TO4.exe' with 108 bytes

2.5 Test 05: Relational Operators

```
void Main() {
   puts("Test 05: Relational Operators\n");
   puts("true|true|false|false\n");
   var int a, b; // Signed integer operands.
   var bool r; // Result.
   a = 1; b = 2;
   r = a < b;
                 putb(r); putc('|'); // true|
   a = 3; b = 4;
                 putb(r); putc('|'); // true|
   r = a \le b;
   a = 5; b = 6;
   r = a > b;
                  putb(r); putc('|'); // false|
   a = 7; b = 8;
   r = a >= b;
                 putb(r);
                             // false|
   putn();
}
```

Corresponding code generation:

sAddr Obj. Code		Label	Name	Operand	Comment
:0000 [0000] :0000 E1 0067	0 3	<pre>\$Component_Begin</pre>	br.i16	\$Component_End	
:0003 [0003]	0	T.Expr.Main@()v	DI.110	₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩	
*0003 73	1	•	enter	3	
*0004	0	;			
:0004 D5 0071	3		lda.i16	Test 05: Relational Operators	
0007 FF 85	2		trap	85	; puts
*0009	0	;	11- 440		
:0009 D5 008B	3		lda.i16	true true false false	
000c FF 85 *000e	2 0	;	trap	85	; puts
*000e 91	1	,	ldc.i3	1	
*000f A8	1		stv.u3	0	
*0010	0	;			
*0010 92	1		ldc.i3	2	
*0011 A9	1		stv.u3	1	
*0012	0	;			
*0012 A0	1		ldv.u3	0	
*0013 A1	1		ldv.u3	1	
*0014 1F	1		tge		
:0015 E3 05	2		brf.i8	\$1	
*0017 90	1		ldc.i3	0	
:0018 E0 03	2	**	br.i8	\$2	
:001a [0026]	0	\$1	11- 40	4	
*001a 91	1	ФО.	ldc.i3	1	
:001b [0027]	0	\$2	a+2	2	
*001b AA *001c	1 0		stv.u3	2	
*001c *001c A2	1	;	ldv.u3	2	
001d FF 80	2		trap	80	; putb
*001f	0	;	orup		, paos
*0011 *001f D9 7C	2	,	ldc.i8	124	
0021 FF 81	2		trap	81	; putc
*0023	0	;	•		, <u>.</u>
*0023 93	1		ldc.i3	3	
*0024 A8	1		stv.u3	0	
*0025	0	;			
*0025 D9 04	2		ldc.i8	4	
*0027 A9	1		stv.u3	1	
*0028	0	;			
*0028 A0	1		ldv.u3	0	
*0029 A1	1		ldv.u3	1	
*002a 1D	1		tgt	40	
:002b E3 05	2 1		brf.i8	\$3 0	
*002d 90 :002e E0 03	2		ldc.i3 br.i8	\$4	
:0030 [0048]	0	\$3	DI.10	Ψ=	
*0030 [0040]	1	Ψ3	ldc.i3	1	
:0031 [0049]	0	\$4	140.10	-	
*0031 AA	1	*-	stv.u3	2	
*0032	0	;			
*0032 A2	1	•	ldv.u3	2	
0033 FF 80	2		trap	80	; putb
*0035	0	;			
*0035 D9 7C	2		ldc.i8	124	
0037 FF 81	2		trap	81	; putc
*0039	0	;			
*0039 D9 05	2		ldc.i8	5	
*003b A8	1		stv.u3	0	
*003c	0	;		_	
*003c D9 06	2		ldc.i8	6	

```
*003e A9
                                                             stv.u3
                    1
                                                                         1
*003f
*003f A0
                    1
                                                             ldv.u3
                                                                         0
*0040 A1
                                                             ldv.u3
                    1
                                                                         1
*0041 1E
                                                             tle
:0042 E3 05
                    2
                                                             brf.i8
                                                                         $5
*0044 90
                                                             ldc.i3
:0045 E0 03
                                                             br.i8
                                                                         $6
:0047 [0071]
*0047 91
                    1
                                                             ldc.i3
                                                                         1
:0048 [0072]
                    0
                        $6
*0048 AA
                                                             stv.u3
                                                                         2
*0049
                    0
*0049 A2
                                                             ldv.u3
                                                                         2
004a FF 80
                                                             trap
                                                                         80
                                                                                                           ; putb
*004c
                        ;
*004c D9 7C
                    2
                                                             ldc.i8
                                                                         124
004e FF 81
                                                                         81
                                                             trap
                                                                                                           ; putc
*0050
*0050 D9 07
                    2
                                                             ldc.i8
*0052 A8
                                                             stv.u3
                                                                         0
*0053
*0053 D9 08
                                                             ldc.i8
                                                                         8
*0055 A9
                                                             stv.u3
*0056
*0056 A0
                                                             ldv.u3
                                                                         0
*0057 A1
                                                             ldv.u3
                    1
                                                                         1
*0058 1C
                    1
                                                             tlt
:0059 E3 05
                                                             brf.i8
                                                                         $7
*005b 90
                                                             ldc.i3
                    1
                                                                         0
:005c E0 03
                                                             br.i8
                                                                         $8
:005e [0094]
                    0
                        $7
*005e 91
                    1
                                                             ldc.i3
                                                                         1
:005f [0095]
                        $8
*005f AA
                    1
                                                             stv.u3
                                                                         2
*0060
                        ;
*0060 A2
                    1
                                                             ldv.u3
                                                                         2
0061 FF 80
                                                             trap
                                                                         80
                                                                                                           ; putb
*0063
                    0
0063 FF 87
                    2
                                                                         87
                                                             trap
                                                                                                           ; putn
*0065
*0065 03
                    1
                                                             exit.
:0066
                        T.Expr._init@()v
*0066 04
                    1
                                                             ret
:0067
       [0103]
                    0
                        $Component_End
:0067 E7 FFFF
                    3
                                                             calls.i16 T.Expr._init@()v
:006a E7 FF99
                                                             calls.i16 T.Expr.Main@()v
*006d 00
                                                             halt
                                                                         "T.Expr"
/006e 54 54 ..
                   7
                        T.Expr
                                                             .cstring
/0075 54 54 ...
                   31
                        Test 05: Relational Operators
                                                                         "Test 05: Relational Operators"
                                                             .cstring
                                                                         "true|true|false|false"
/0094 74 74 ...
                   23
                       true|true|false|false
                                                             .cstring
```

Generate 'exe' file 'TO5.exe' with 171 bytes

2.6 Test 06: Shift Operators

```
void Main() {
   puts("Test 06: Shift Operators\n");
   puts("FFFFFA6|FFFFFD3|0000F168|00001E2D"); putn();
   var int a, b, r;
   a = 0x0000005A; // = 00000000 00000000 00000000 01011010
   b = 0x00003C5A; // = 00000000 00000000 00111100 01011010
                   // Result.
   a = -a;
                   // FFFFFA6 = 11111111 11111111 11111111 10100101
   putx(a); putc('|');
   r = a >> 1;
                   // FFFFFD3 = 11111111 11111111 11111111 11010010
   putx(r); putc('|');
   r = b << 2; // 0000F168 = 00000000 00000000 11110001 01101000
   putx(r); putc('|');
   r = r >> 3; // 00001E2D = 00000000 00000000 00011110 00101101
   putx(r);
   putn();
}
```

Corresponding code generation:

Comcoponam	8 cone Beneration			
sAddr Obj. Code	Size Label	Name	Operand	Comment
:0000 [0000]	0 \$Component_Begin	1 140	40	
:0000 E1 0042 :0003 [0003]	3 0 T.Expr.Main@()v	br.i16	\$Component_End	
:0003 [0003] *0003 73	<pre>0 T.Expr.Main@()v 1</pre>	enter	3	
*0003 73	_	enter	3	
:0004 :0004 D5 004C	0 ; 3	lda.i16	Test 06: Shift Operators	
0007 FF 85	2	trap	85	; puts
*0009	0 ;	01 up		, pass
:0009 D5 0061	3	lda.i16	FFFFFA6 FFFFFD3 0000F168	3 00001E2D
000c FF 85	2	trap	85	; puts
*000e	0 ;			
000e FF 87	2	trap	87	; putn
*0010	0 ;			
*0010 D9 5A	2	ldc.i8	90	
*0012 A8	1	stv.u3	0	
*0013	0 ;	7.1 .40	45450	
*0013 DA 3C5A	3	ldc.i16	15450	
*0016 A9	1	stv.u3	1	
*0017 *0017 A0	0 ; 1	ldv.u3	0	
*0017 R0 *0018 10	1	neg	O	
*0019 A8	1	stv.u3	0	
*001a	0 ;	500.40	O .	
*001a A0	1	ldv.u3	0	
001b FF 86	2	trap	86	; putx
*001d	0 ;	•		, 1
*001d D9 7C	2	ldc.i8	124	
001f FF 81	2	trap	81	; putc
*0021	0 ;			
*0021 A0	1	ldv.u3	0	
*0022 91	1	ldc.i3	1	
*0023 19	1	shr		
*0024 AA	1	stv.u3	2	
*0025	0 ;		_	
*0025 A2	1	ldv.u3	2	
0026 FF 86	2	trap	86	; putx
*0028 *0028 D9 7C	0 ; 2	ldc.i8	124	
002a FF 81	2	trap	81	; putc
*002c	0 ;	crap	01	, putt
*002c A1	1	ldv.u3	1	
*002d 92	1	ldc.i3	2	
*002e 18	1	shl		
*002f AA	1	stv.u3	2	
*0030	0 ;			
*0030 A2	1	ldv.u3	2	
0031 FF 86	2	trap	86	; putx
*0033	0 ;			
*0033 D9 7C	2	ldc.i8	124	
0035 FF 81	2	trap	81	; putc
*0037	0 ;			
*0037 A2	1	ldv.u3	2	
*0038 93 *0039 19	1	ldc.i3	3	
*0039 19 *0035 AA	1 1	shr	2	
*003a AA *003b		stv.u3	2	
*003b A2	0 ; 1	ldv.u3	2	
003c FF 86	2	trap	86	; putx
*003e	0 ;	orap	- -	, paux
003e FF 87	2	trap	87	; putn
*0040	0 ;			, ,

```
*0040 03
                                                        exit
:0041
      [0065]
                  0
                      T.Expr._init@()v
                                                        ret
*0041 04
                  1
:0042 [0066]
                      $Component_End
:0042 E7 FFFF
                 3
                                                        calls.i16 T.Expr._init@()v
:0045 E7 FFBE
                                                        calls.i16 T.Expr.Main@()v
                  3
*0048 00
                                                        halt
                 7 T.Expr
/0049 54 54 ..
                                                                   "T.Expr"
                                                        .cstring
/0050 54 54 ..
                 26 Test 06: Shift Operators
                                                        .cstring
                                                                   "Test 06: Shift Operators"
               36 FFFFFFA6|FFFFFD3|0000F168|00001E2D .cstring
                                                                   "FFFFFA6|FFFFFD3|0000F168|00001E2D"
/006a 46 46 ..
```

Generate 'exe' file 'T06.exe' with 142 bytes

2.7 Test 07: Extended Bitwise Assignment Operators

Corresponding code generation:

sAddr :0000	Obj. Code [0000]	Size 0	Label \$Component_Begin	Name	Operand	Comment
:0000	E1 0036	3		br.i16	\$Component_End	
:0003		0	T.Expr.Main@()v		4	
*0003		1		enter	1	
*0004		0	;	1.1- :40	Test 07 Peter lel Diteite Assissa	
	D5 0040	3		lda.i16	Test 07: Extended Bitwise Assign	-
	FF 85	2		trap	85	; puts
*0009	FF 87	0 2	;	+***	87	+
*0009	rr o/	0		trap	01	; putn
	D5 0068	3	;	lda.i16	ZEEEE AC SEEEEED S EEEEED S O	
	FF 85	2			7FFFFFA6 3FFFFFD3 FFFFFD30 85	+
*0010		0		trap	05	; puts
	FF 87	2	;	tran	87	· nutn
*0010		0		trap	01	; putn
	DB 7FFFFA6	5	;	ldc.i32	2147483558	
*0012		1		stv.u3	0	
*0017		0		SCV.US	ŭ	
*0018		1	;	ldv.u3	0	
	FF 86	2			86	
*0015		0		trap	00	; putx
	D9 7C	2	;	ldc.i8	124	
	FF 81	2		trap	81	; putc
*001d		0		trap	01	, pucc
*0011		1	;	ldv.u3	0	
*0020		1		ldc.i3	1	
*0020		1		shr	1	
*0021		1		stv.u3	0	
*0022		0	;	SCV.US	ŭ	
*0023		1	,	ldv.u3	0	
	FF 86	2		trap	86	· nutv
*0024		0		crap	00	; putx
	D9 7C	2	;	ldc.i8	124	
	FF 81	2		trap	81	; putc
*0028		0		crap	01	, pucc
*002a		1	;	ldv.u3	0	
	D9 04	2		ldc.i8	4	
*002b		1		shl	I	
*002a		1		stv.u3	0	
*0026		0		SCV.US	ŭ	
*0021		1	;	ldv.u3	0	
	FF 86	2		trap	86	; putx
*0032		0		crap		, puck
	FF 87	2	;	trap	87	; putn
*0032		0		crap	01	, puch
*0034		1	;	exit		
:0035		0	T.Exprinit@()v	GYIC		
*0035		1	1.Lxpiinite()v	ret		
:0036		0	<pre>\$Component_End</pre>	160		
	E7 FFFF	3	400mPonono_ma	calls.i16	T.Exprinit@()v	
	E7 FFCA	3		calls.i16	T.Expr.Main@()v	
*003s		1		halt	1. Dapi.naine()	
	54 54	7	T.Expr	.cstring	"T.Expr"	
	54 54	47	Test 07: Extended Bitwise Operators	_	"Test 07: Extended Bitwise Assign	nment Operator
	37 37	27	7FFFFFA6 3FFFFFD3 FFFFFD30	.cstring	"7FFFFFA6 3FFFFFD3 FFFFFD30"	ment oberator
,0013	01 01	21	TITITE O OFFIFF DO FFFFF DO O	. cati ing	TITTERO OFFITTUO FFFFFUOO	

Generate 'exe' file 'T07.exe' with 142 bytes

2.8 Test 08: Prefix and Postfix Operators

```
void Main() {
    puts("Test 08: Prefix and Postfix Operators\n");
    puts("7778798887\n");

    var int a, b;

    b = 6;

    a = ++b;    puti(a);    puti(b);
    a = b++;    puti(a);    puti(b);
    ++b;         puti(a);    puti(b);
    a = --b;    puti(a);    puti(b);
    a = b--;    puti(a);    puti(b);
    putn();
}
```

Corresponding code generation:

sAddr Obj. Code	Size	Label	Name	Operand	Comment
:0000 [0000]	0	<pre>\$Component_Begin</pre>			
:0000 E1 0045	3		br.i16	\$Component_End	
:0003 [0003] *0003 72	0 1	T.Expr.Main@()v	enter	2	
*0003 72	0	;	enter	2	
:0004 D5 004F	3	,	lda.i16	Test 08: Prefix and Postfix Opera	ators
0007 FF 85	2		trap	85	; puts
*0009	0	;			
:0009 D5 0071	3		lda.i16	7778798887	
000c FF 85	2		trap	85	; puts
*000e *000e D9 06	0 2	;	ldc.i8	6	
*000e D9 00 *0010 A9	1		stv.u3	1	
*0011	0	;	201140	-	
*0011 B3 01	2	,	incv.u8	1	
*0013 A1	1		ldv.u3	1	
*0014 A8	1		stv.u3	0	
*0015	0	;		_	
*0015 A0	1		ldv.u3	0	
0016 FF 82 *0018	2 0		trap	82	; puti
*0018 A1	1	;	ldv.u3	1	
0019 FF 82	2		trap	82	; puti
*001b	0	;	r		, , ,
*001b A1	1		ldv.u3	1	
*001c B3 01	2		incv.u8	1	
*001e A8	1		stv.u3	0	
*001f	0	;		•	
*001f A0	1		ldv.u3	0	
0020 FF 82 *0022	2 0		trap	82	; puti
*0022 *0022 A1	1	;	ldv.u3	1	
0023 FF 82	2		trap	82	; puti
*0025	0	;	•		
*0025 B3 01	2		incv.u8	1	
*0027	0	;			
*0027 A0	1		ldv.u3	0	
0028 FF 82	2		trap	82	; puti
*002a *002a A1	0 1	;	ldv.u3	1	
002b FF 82	2		trap	82	; puti
*002d	0	;	orup		, puoi
*002d B4 01	2	•	decv.u8	1	
*002f A1	1		ldv.u3	1	
*0030 A8	1		stv.u3	0	
*0031	0	;		•	
*0031 A0 0032 FF 82	1		ldv.u3	0	
*0034	2 0		trap	82	; puti
*0034 A1	1	;	ldv.u3	1	
0035 FF 82	2		trap	82	; puti
*0037	0	;			, 1
*0037 A1	1		ldv.u3	1	
*0038 B4 01	2		decv.u8	1	
*003a A8	1		stv.u3	0	
*003b	0	;	14 0	0	
*003b A0 003c FF 82	1 2		ldv.u3	0 82	· nu+i
*003c FF 82	0	;	trap	02	; puti
*003e A1	1	,	ldv.u3	1	
003f FF 82	2		trap	82	; puti
			*		

```
*0041
                   0
0041 FF 87
                   2
                                                                      87
                                                          trap
                                                                                                      ; putn
*0043
                   0
*0043 03
                                                          exit
                   1
:0044 [0068]
                      T.Expr._init@()v
*0044 04
                   1
                                                          ret
:0045
       [0069]
                   0
                       $Component_End
:0045 E7 FFFF
                                                          calls.i16 T.Expr._init@()v
                   3
:0048 E7 FFBB
                                                          calls.i16 T.Expr.Main@()v
*004b 00
                   1
                                                          halt
/004c 54 54 ..
                  7
                      T.Expr
                                                                      "T.Expr"
                                                          .cstring
                                                                      "Test 08: Prefix and Postfix Operators"
/0053 54 54 ..
                  39
                      Test 08: Prefix Postfix Operators
                                                          .cstring
/007a 37 37 ..
                 12 7778798887
                                                                      "7778798887"
                                                          .cstring
```

Generate 'exe' file 'TO8.exe' with 134 bytes

2.9 Test 09: if-else Statement

```
const int Min = 0;
const int Max = 9;
int Tick(int count, bool directionUp) {
    if (directionUp) { // If with an else clause.
        if (++count > Max) \{ // \text{ Nested if without an else clause.} 
            count = Min;
        }
    } else {
                       // Else clause of the outer if statement.
        if (--count < Min) { // Nested if without an else clause.
            count = Max;
    }
    puti(count); putc('|');
    return count;
}
void Main() {
    puts("Test 09: if-else Statement\n");
    puts("9|0|9|0|1|\n");
          int count;
          bool directionUp;
    var
    count = 8;
    directionUp = true;
    count = Tick(count, directionUp); // 9
    count = Tick(count, directionUp); // 0
    directionUp = false;
    count = Tick(count, directionUp); // 9
    directionUp = true;
    count = Tick(count, directionUp); // 0
    count = Tick(count, directionUp); // 1
    putn();
}
```

Corresponding code generation:

sAddı	Obj. Code	Size	Label	Name	Operand	Comment
:0000	[0000]	0	<pre>\$Component_Begin</pre>			
:0000	E1 005F	3		br.i16	\$Component_End	
:0003	3 [0003]	0	T.Stmt.Tick@(ib)i			
*0003		1		enter	24	
*0004		0	;			
*0004		1		ldv.u3	1	
*000		1		ldc.i3	0	
*0006		1		tne	**	
	7 E3 OE	2		brf.i8	\$1	
*0009			;	·	•	
*0003	9 B3 00	2		incv.u8	0	
	D9 09	1 2		ldv.u3 ldc.i8	0 9	
*0006		1			9	
	E3 04	2		tgt brf.i8	\$2	
*001		0	;	DII.10	Ψ2	
*001		1	,	ldc.i3	0	
*0012		1		stv.u3	0	
*0013		0	;	501.40	·	
:0013		0	\$2			
*0013		0	;			
	3 E0 OC	2	•	br.i8	\$3	
:001		0	\$1			
*001	5	0	;			
*001	5 B4 00	2		decv.u8	0	
*0017	7 AO	1		ldv.u3	0	
*0018	3 90	1		ldc.i3	0	
*0019	9 1C	1		tlt		
:001	a E3 05	2		brf.i8	\$4	
*001	2	0	;			
	D9 09	2		ldc.i8	9	
*001		1		stv.u3	0	
*0011		0	;			
:001		0	\$4			
*0011		0	;			
:001		0	\$3			
*0011		0	;	1.10	•	
*0011		1		ldv.u3	0	
) FF 82	2		trap	82	; puti
*0022	2 D9 7C	2	;	ldc.i8	124	
	FF 81	2		trap	81	; putc
*002		0	;	urap	01	, pacc
*0026		1	,	ldv.u3	0	
*002		1		exit		
*0028		0	;			
*0028		1	,	exit		
:0029		0	T.Stmt.Main@()v			
*0029		1		enter	2	
*0028	a	0	;			
:002	a D5 0043	3		lda.i16	Test 09: if-else Statement	
0020	1 FF 85	2		trap	85	; puts
*002	f	0	;			
	D5 005A	3		lda.i16	9 0 9 0 1	
	2 FF 85	2		trap	85	; puts
*0034		0	;			
	1 D9 08	2		ldc.i8	8	
*0036		1		stv.u3	0	
*0037			;			
*003		1		ldc.i3	1	
*0038	3 A9	1		stv.u3	1	

```
*0039
                    0
*0039 A0
                                                            ldv.u3
                                                                        0
                    1
*003a A1
                    1
                                                            ldv.u3
                                                                        1
:003b E7 FFC8
                                                                       T.Stmt.Tick@(ib)i
                                                            calls.i16
*003e A8
                                                            stv.u3
                                                                        0
*003f
                    0
*003f A0
                                                            ldv.u3
                                                                        0
*0040 A1
                    1
                                                            ldv.u3
                                                                        1
:0041 E7 FFC2
                                                            calls.i16 T.Stmt.Tick@(ib)i
*0044 A8
                    1
                                                            stv.u3
                                                                        0
*0045
                    0
*0045 90
                                                            ldc.i3
                                                                        0
*0046 A9
                                                            stv.u3
                    1
                                                                        1
*0047
*0047 A0
                                                            ldv.u3
                                                                        0
*0048 A1
                                                            ldv.u3
                                                                        1
:0049 E7 FFBA
                    3
                                                            calls.i16
                                                                       T.Stmt.Tick@(ib)i
*004c A8
                                                            stv.u3
                    1
*004d
*004d 91
                                                            ldc.i3
                    1
                                                                        1
*004e A9
                                                            stv.u3
*004f
                    0
*004f A0
                                                            ldv.u3
                                                                        0
                    1
*0050 A1
                                                            ldv.u3
                                                            calls.i16 T.Stmt.Tick@(ib)i
:0051 E7 FFB2
                    3
*0054 A8
                                                            stv.u3
*0055
                                                            ldv.u3
*0055 A0
                                                                        0
                    1
*0056 A1
                                                            ldv.u3
:0057 E7 FFAC
                                                            calls.i16
                                                                       T.Stmt.Tick@(ib)i
                    3
*005a A8
                                                            stv.u3
*005b
                    0
005b FF 87
                                                                                                         ; putn
                    2
                                                            trap
*005d
*005d 03
                    1
                                                            exit
:005e
       [0094]
                       T.Stmt._init@()v
*005e 04
                   1
                                                            ret
:005f
        [0095]
                        $Component_End
                                                            calls.i16 T.Stmt._init@()v
:005f E7 FFFF
                   3
:0062 E7 FFC7
                                                            calls.i16 T.Stmt.Main@()v
                   3
*0065 00
                                                            halt
/0066 54 54 ..
                   7
                       T.Stmt.
                                                            .cstring
                                                                        "T.Stmt"
/006d 54 54 ..
                   28
                       Test 09: if-else Statement
                                                            .cstring
                                                                        "Test 09: if-else Statement"
/0089 39 39 ..
                                                                        "9|0|9|0|1|"
                  12
                       9|0|9|0|1|
                                                            .cstring
```

Generate 'exe' file 'T09.exe' with 149 bytes

2.10 Test 10: while Statement

```
void Main() {
    puts("Test 10: while Statement - countdown\n");
    puts("9876543210\n");

    var int sec = 9;

    while (sec >= 0)
        puti(sec--);

    putn();
}
```

Corresponding code generation:

	Obj. Code	Size	Label	Name	Operand	Comment
:0000	[0000]	0	<pre>\$Component_Begin</pre>			
:0000	E1 0021	3		br.i16	\$Component_End	
:0003	[0003]	0	T.Stmt.Main@()v			
*0003	71	1		enter	1	
*0004		0	;			
:0004	D5 002B	3		lda.i16	Test 10: while Statement - count	lown
0007	FF 85	2		trap	85	; puts
*0009		0	;			
:0009	D5 004C	3		lda.i16	9876543210	
000c	FF 85	2		trap	85	; puts
*000e		0	;			
*000e	D9 09	2		ldc.i8	9	
*0010	A8	1		stv.u3	0	
*0011		0	;			
:0011	E0 07	2		br.i8	\$2	
:0013	[0019]	0	\$3			
*0013	AO	1		ldv.u3	0	
*0014	B4 00	2		decv.u8	0	
0016	FF 82	2		trap	82	; puti
:0018	[0024]	0	\$2			
*0018	AO	1		ldv.u3	0	
*0019	90	1		ldc.i3	0	
*001a	1C	1		tlt		
:001b	E3 F8	2		brf.i8	\$3	
:001d	[0029]	0	\$1			
*001d		0	;			
001d	FF 87	2		trap	87	; putn
*001f		0	;			
*001f	03	1		exit		
:0020	[0032]	0	T.Stmtinit@()v			
*0020	04	1		ret		
:0021	[0033]	0	\$Component_End			
:0021	E7 FFFF	3		calls.i16	T.Stmtinit@()v	
:0024	E7 FFDF	3		calls.i16	T.Stmt.Main@()v	
*0027	00	1		halt		
/0028	54 54	7	T.Stmt	.cstring	"T.Stmt"	
/002f	54 54	38	Test 10: while Statement - countdow	.cstring	"Test 10: while Statement - count	down"
/0055	39 39	12	9876543210	.cstring	"9876543210"	

Generate 'exe' file 'T10.exe' with 97 bytes

2.11 Test 11: break Statement

```
void Main() {
    puts("Test 11: break Statement\n");
    puts("9876543210\n");

    var int sec = 9;

    while (true) {
        if (sec < 0) break;
        puti(sec--);
    }

    putn();
}</pre>
```

Corresponding code generation:

sAddr	Obj. Code	Size	Label	Name	Operand	Comment
:0000	[0000]	0	<pre>\$Component_Begin</pre>			
	E1 0025	3		br.i16	\$Component_End	
:0003	[0003]	0	T.Stmt.Main@()v			
*0003	71	1		enter	1	
*0004		0	;			
	D5 002F	3		lda.i16	Test 11: break Statement	
	FF 85	2		trap	85	; puts
*0009		0	;			
	D5 0044	3		lda.i16	9876543210	
	FF 85	2		trap	85	; puts
*000e		0	;			
	D9 09	2		ldc.i8	9	
*0010	A8	1		stv.u3	0	
*0011		0	;			
	EO OE	2		br.i8	\$2	
:0013	[0019]	0	\$3			
*0013		0	;			
*0013		1		ldv.u3	0	
*0014		1		ldc.i3	0	
*0015		1		tlt	**	
	E3 04	2		brf.i8	\$4	
	E0 09	2	4.4	br.i8	\$1	
:001a	[0026]	0	\$4			
*001a	4.0	0	;	1.1		
*001a		1		ldv.u3	0	
	B4 00	2		decv.u8	0	
	FF 82	2		trap	82	; puti
*001f :001f	[0021]	0	; \$2			
	[0031] E0 F4	2	\$ 2	br.i8	\$3	
:0011	[0033]	0	\$1	DI.10	φο	
*0021	[0033]	0	;			
	FF 87	2	,	trap	87	; putn
*0021	rr or	0	;	crap	01	, puch
*0023	03	1	,	exit		
:0024	[0036]	0	T.Stmtinit@()v	GYIC		
*0024		1	1.50m0inite()	ret		
:0025	[0037]	0	<pre>\$Component_End</pre>	100		
	E7 FFFF	3	400mp0110110_1114	calls.i16	T.Stmtinit@()v	
	E7 FFDB	3		calls.i16	T.Stmt.Main@()v	
*002b		1		halt		
	54 54	7	T.Stmt	.cstring	"T.Stmt"	
	54 54	26	Test 11: break Statement	.cstring	"Test 11: break Statement"	
	39 39	12	9876543210	.cstring	"9876543210"	
,						

Generate 'exe' file 'T11.exe' with 89 bytes

2.12 Test 12: Bit functions

```
int Set(int value, int bit) {
   return value |= (1 << bit);
int Clear(int value, int bit) {
   return value &= ~(1 << bit);
int Toggle(int value, int bit) {
   return value ^= (1 << bit);
int Read(int value, int bit) {
   return (value >> bit) & 0x01;
void Main() {
   puts("Test 12: Bit functions\n");
   var int i = 0x00;
   var int r = 0x00;
   putc('|'); putx(i);
   i = Bit.Set(i, 2);
   putc('|'); putx(i);
   i = Bit.Clear(i, 2);
   putc('|'); putx(i);
   i = Bit.Toggle(i, 2);
   putc('|'); putx(i);
   r = Bit.Read(i, 2);
   putc('|'); putx(r);
   r = Bit.Read(i, 0);
   putc('|'); putx(r);
   putn();
}
```

Corresponding code generation:

10000 10086 3	sAddr Obj. Code		e Label	Name	Operand	Comment
10003			<pre>\$Component_Begin</pre>	3 46	te e e	1
**************************************			T D:+ Co+0(;;);	br.110	\$Component_End	1
+ 0004 AO			1.810.5000(11/1	enter	24	1
+ 0000 81						1
+ 0000 Al						1

### COOPS 0					-	

**************************************		1				
					0	
10004						
***Mode A0				exit		
Month Mont			T.Bit.Clear@(ii)i			
+ MODIO A1						
+ MO10 A1						

Mode					1	
O014 OP 1 and ***O014 OP 1 and *O015 O2 1 and ****O017 O3 1 exit ****O018 O3 1 exit ****O018 O3 1 exit ****O018 O3 1 enter 24 ****O018 O3 1 ldc.13 0 *****O018 O3 1 ldc.13 1 ******O018 O3 1 ldc.13 0 ***********O018 O3 1 ldc.13 1 ************************************					_1	
## ***********************************					-1	
Moniform Moniform						
## ## ## ## ## ## ## ## ## ## ## ## ##						
**************************************				-	0	
+0018 03					Č	!
10019 10025 0						1
**O019 88			T.Bit.Toggle@(ii)i			
**Ola AO				enter	24	
*001c A1		1				
*001d 18	*001b 91			ldc.i3	1	
*001e 0F					1	
*001f 02						
*0020 A8						
*0021 03				_		
*0022 03					0	
:0023 [0035] 0 T.Bit.Read@(ii)i *0023 88 1						
*0023 88			T D:: D40(::);	exit		
*0024 A0			T.Bit.kead@(11)1	onter	04	
*0025 A1						
*0026 19						
*0027 91					1	ľ
*0028 0D					1	
*0029 03					1	
*002a 03						ľ
<pre>:002b [0043]</pre>						
*002b 72			T.Bit.Main@()v			
*002c			-	enter	2	
1da.i16 Test 12: Bit functions 1da.i16 1da.			;			ľ
*0031 0 ; :0031 D5 007A 3	:002c D5 0067	3		lda.i16	Test 12: Bit functions	
*0031				trap	85	; puts
0034 FF 85 2 trap 85 ; puts *0036 0 ; trap 85 ; puts *0036 90 1 ldc.i3 0 *0037 A8 1 stv.u3 0 *0038 0 ; *0038 90 1 ldc.i3 0 *0039 A9 1 stv.u3 1			;			
*0036						
*0036 90				trap	85	; puts
*0037 A8 1 stv.u3 0 *0038 0 ; *0038 90 1 ldc.i3 0 *0039 A9 1 stv.u3 1			;			
*0038 0 ; *0038 90 1 ldc.i3 0 *0039 A9 1 stv.u3 1						
*0038 90 1 1 1dc.i3 0 *0039 A9 1 stv.u3 1				stv.u3	0	
*0039 A9 1 stv.u3 1			;	140 12	2	
						ľ
*003a				stv.us	1	
	*UU3a	U	;			

*003a D9 7C	2	ldc.i8	124	
003c FF 81	2	trap	81	; putc
*003e	0 ;	•		, 1
*003e A0	1	ldv.u3	0	
003f FF 86	2		86	· nutv
		trap	00	; putx
*0041	0 ;		_	
*0041 A0	1	ldv.u3	0	
*0042 92	1	ldc.i3	2	
:0043 E7 FFC0	3	calls.i16	T.Bit.Set@(ii)i	
*0046 A8	1	stv.u3	0	
*0047	0 ;			
*0047 D9 7C	2	ldc.i8	124	
0049 FF 81	2		81	· putc
*0045 FF 01	_	trap	01	; putc
	0 ;		_	
*004b A0	1	ldv.u3	0	
004c FF 86	2	trap	86	; putx
*004e	0 ;			
*004e A0	1	ldv.u3	0	
*004f 92	1	ldc.i3	2	
:0050 E7 FFBD	3	calls.i16	T.Bit.Clear@(ii)i	
*0053 A8	1	stv.u3	0	
		Stv.us	O	
*0054	0 ;			
*0054 D9 7C	2	ldc.i8	124	
0056 FF 81	2	trap	81	; putc
*0058	0 ;			
*0058 A0	1	ldv.u3	0	
0059 FF 86	2	trap	86	; putx
*005b	0;	orup		, puon
*005b A0	1	ldv.u3	0	
*005c 92	1	ldc.i3	2	
:005d E7 FFBC	3	calls.i16	T.Bit.Toggle@(ii)i	
*0060 A8	1	stv.u3	0	
*0061	0 ;			
*0061 D9 7C	2	ldc.i8	124	
0063 FF 81	2	trap	81	; putc
*0065	0 ;	•		, .
*0065 A0	1	ldv.u3	0	
0066 FF 86	2			+
		trap	86	; putx
*0068	0 ;		_	
*0068 A0	1	ldv.u3	0	
*0069 92	1	ldc.i3	2	
:006a E7 FFB9	3	calls.i16	T.Bit.Read@(ii)i	
*006d A9	1	stv.u3	1	
*006e	0 ;			
*006e D9 7C	2	ldc.i8	124	
0070 FF 81	2	trap	81	; putc
		orap	-	, pacc
*0072	0 ;	1.1 0	4	
*0072 A1	1	ldv.u3	1	
0073 FF 86	2	trap	86	; putx
*0075	0 ;			
*0075 A0	1	ldv.u3	0	
*0076 90	1	ldc.i3	0	
:0077 E7 FFAC	3	calls.i16	T.Bit.Read@(ii)i	
*007a A9	1	stv.u3	1	
*007b	_	501.40	-	
	-	1da +0	124	
*007b D9 7C	2	ldc.i8	124	
007d FF 81	2	trap	81	; putc
*007f	0 ;			
*007f A1	1	ldv.u3	1	
0080 FF 86	2	trap	86	; putx
*0082	0 ;			-
0082 FF 87	2	trap	87	; putn
*0084	0;	r		, , ,
*0084 03	1	exit		
. 300-1 00	1	OAIO		

```
:0085
     [0133]
             0 T.Bit._init@()v
*0085 04
                                          ret
             1
:0086 [0134]
             0
                $Component_End
:0086 E7 FFFF
                                          calls.i16 T.Bit._init@()v
:0089 E7 FFA2
             3
                                          calls.i16 T.Bit.Main@()v
*008c 00
             1
                                          halt
                                          .cstring
/008d 54 54 ..
             6
                T.Bit
                                                  "T.Bit"
            24 Test 12: Bit functions
                                                  "Test 12: Bit functions"
/0093 54 54 ..
                                          .cstring
/00ab 7C 7C ..
            .cstring
```

Generate 'exe' file 'T12.exe' with 227 bytes

Index

instructions $\text{addv},\,9$ $add,\ 8$ $\text{and},\ 10$ $\textbf{brf},\, \textbf{12}$ br, 11 **call**, **13** decv, 15dec, 14 $\text{div},\, 16$ dup, 17 $\quad \text{enter}, \ 18$ $\textbf{halt},\, \textbf{21}$ $\text{incv},\ 23$ inc, 22 ldc, 25 Idv, 26 $\boldsymbol{\mathsf{mul}},\,\boldsymbol{\mathsf{27}}$ neg, 28 $\mathbf{not},\ \mathbf{29}$ or, 30pop, 31 rem, 32ret, 33 $\textbf{shl},\, \textbf{36}$ $\textbf{shr},\ \textbf{37}$ $\text{stv},\,39$ $\text{sub},\,38$ teq, 40 $tge,\,41$ tgt, 42tle, 43 tlt, 44 tne, 45 $trap,\ 46$ xor, 47