

# Lab 2 Report

## ***g14\_longest\_row.vhd***

### **Top-level I/O**

#### **Inputs**

ASP\_r\_0 ... ASP\_r\_7 – ASP\_arrays

ASP\_dr – 7 bit vector

ASP\_empty – 7 bit vector

NM – bit

#### **Outputs**

ASP\_lrow : 2 bit std\_logic\_vector

**NB: the ASP\_array data type is a 4 by 3 array of std\_logic\_vector**

### **Description of Circuit**

This circuit takes in 8 registers of the type ASP\_array, which contain the current state of the filled positions on the connect-4 board. The 7 bit vector ASP\_dr reflects the states of the registers as to whether they are full or not full at present. The 7 bit vector ASP\_empty reflects the states of the registers as to whether they are empty or not at present. NM is an enable bit.

The circuit evaluates the non-empty and non-full registers, searching for the register which contains the longest row of filled cells. Once all the registers have been parsed, the output ASP\_lrow returns a 2 bit vector containing the ID of the register with the longest row.

Flow summary and timing analyzer summary could not be completed on this circuit due to the specified inputs and outputs requiring 212 pins, while the device which the circuit was designed for has only 189 I/O pins. Thus, Quartus II could not run the flow analysis necessary to generate these reports. However, it showed that 258 logic elements were required for the circuit.

## Group 14 -

Jerome Colomb 260349913

Matthew Johnston 260349319

Flow Status	Flow Failed - Thu Oct 13 14:28:00 2011
Quartus II Version	9.0 Build 235 06/17/2009 SP 2 SJ Full Version
Revision Name	g14_lab2
Top-level Entity Name	g14_longest_row
Family	FLEX10K
Device	EPF10K70RC240-4
Timing Models	Final
Met timing requirements	N/A
Total logic elements	258 / 3,744 ( 7 % )
Total pins	212 / 189 ( 112 % )
Total memory bits	0 / 18,432 ( 0 % )

## Testing

The circuit was tested by creating sample situations by assigning the register values arbitrary numbers and then adjusting ASP\_dr and ASP\_empty to correspond to the register values. This was done with various setups of arbitrary register values. As shown in the case included, registers 1, 2, 6, and 7 are empty, register 4 is full, and the longest register counted is register 3. The circuit operates correctly, as "001" is returned for ASP\_lrow, indicating that register 3 is indeed the longest row.

	Name	0 ps	10.0 ns	20.0 ns	30.0 ns	40.0 ns
0	NM					
1	ASP_r_0			000, 001, 111, 111		
18	ASP_r_1			111, 111, 111, 111		
35	ASP_r_2			111, 111, 111, 111		
52	ASP_r_3			001, 101, 100, 111		
69	ASP_r_4			000, 000, 000, 000		
86	ASP_r_5			001, 111, 111, 111		
103	ASP_r_6			111, 111, 111, 111		
120	ASP_r_7			111, 111, 111, 111		
137	ASP_dr			00001000		
146	ASP_empty			01100011		
155	ASP_lrow	XXX			011	

## ***g14\_row\_config.vhd***

### **Top-level I/O**

#### **Inputs**

ASP\_r\_i – type ASP\_array

ASP\_c\_i – type ASP\_array

#### **Outputs**

horiz -bit

vertic -bit

r\_l\_diag – bit

l\_r\_diag – bit

### **Description of Circuit**

This circuit takes in two registers (ASP\_r\_i and ASP\_c\_i) of type ASP\_array, again 4x3 std\_logic\_vector arrays, which represent the row and column registers for the connect-4 board. The circuit then checks the first two positions of each register (0 and 1) to search for filled cells in horizontal, vertical, and both diagonal configurations. If a configuration is found, its corresponding output becomes true.

Flow analysis was successful for this circuit and showed that 13 logic elements and 28 I/O pins were required for the implementation of this circuit. Timing analyzer showed that the worst-case propagation delay of the circuit was 34.3 ns.

Flow Status	Successful - Thu Oct 13 14:25:00 2011
Quartus II Version	9.0 Build 235 06/17/2009 SP 2 SJ Full Version
Revision Name	g14_lab2
Top-level Entity Name	g14_row_config
Family	FLEX10K
Device	EPF10K70RC240-4
Timing Models	Final
Met timing requirements	Yes
Total logic elements	13 / 3,744 ( < 1 % )
Total pins	28 / 189 ( 15 % )
Total memory bits	0 / 18,432 ( 0 % )

## Group 14 -

Jerome Colomb 260349913

Matthew Johnston 260349319

Timing Analyzer Summary										
	Type	Slack	Required Time	Actual Time	From	To	From Clock	To Clock	Failed Paths	
1	Worst-case tpd	N/A	None	34.300 ns	ASP_c_i[0][0]	horiz	--	--	0	
2	Total number of failed paths								0	

## Testing

The circuit was tested by applying random values to the register locations at ASP\_r\_i and ASP\_c\_i at indices 0 and 1, as they were the only ones checked by the circuit. Each possible output case was identified and is discussed as follows.

- 1) Horizontal is found when  $\text{ASP\_r\_i}[1] = "111"$
- 2) Horizontal is found when  $r[0] = r[1]$  and  $c[0] + 1 = c[1]$
- 3) Vertical is found when  $r[0] + 1 = r[1]$  and  $c[0] = c[1]$
- 4) L\_R\_diag is found when  $r[0] + 1 = r[1]$  and  $c[0] = c[1] + 1$
- 5) R\_L\_diag is found when  $r[0] + 1 = r[1]$  and  $c[0] + 1 = c[1]$

	Name	700.0 ns
0	ASP_r_i[0]	010
4	ASP_r_i[1]	100
8	ASP_c_i[0]	001
12	ASP_c_i[1]	111
16	horiz	
17	vertic	
18	l_r_diag	
19	r_l_diag	

	Name	940.0 ns
0	ASP_r_i[0]	000
4	ASP_r_i[1]	100
8	ASP_c_i[0]	011
12	ASP_c_i[1]	101
16	horiz	
17	vertic	
18	l_r_diag	
19	r_l_diag	

Group 14 -

Jerome Colomb 260349913

Matthew Johnston 260349319

	Name	Value	700,0 ns
0	ASP_r_i[0]	B 1	010 X 000
4	ASP_r_i[1]	B 0	100 X 001 X 010
8	ASP_c_i[0]	B 1	001 X 011
12	ASP_c_i[1]	B 1	111 X 011 X 000
16	horiz	B 0	
17	vertic	B 0	
18	l_r_diag	B 0	
19	r_l_diag	B 0	

	Name	920,0 ns	9
0	ASP_r_i[0]	000 X 001 X 011	
4	ASP_r_i[1]	000 X 010	
8	ASP_c_i[0]	001 X 011 X 110	
12	ASP_c_i[1]	011 X 010 X 001	
16	horiz		
17	vertic		
18	l_r_diag		
19	r_l_diag		

	Name	750,0 ns
0	ASP_r_i[0]	101 X 100 X 101 X
4	ASP_r_i[1]	000 X 101 X 01
8	ASP_c_i[0]	001 X 100 X 11
12	ASP_c_i[1]	001 X 101 X
16	horiz	
17	vertic	
18	l_r_diag	
19	r_l_diag	