Team members:

A: Matthew Kovar

B: Sung Ki Ling

C: Christopher O'Toole

D: Yunchao Zhang

The work was distributed according to the following pattern:

Chip Name	Implementer	Tester	Documentation Reviewer
Bit.hdl	Matthew Kovar	Sung Ki Ling	Yunchao Zhang
Register.hdl	Sung Ki Ling	Christopher O'Toole	Matthew Kovar
RAM8.hdl	Christopher O'Toole	Yunchao Zhang	Sung Ki Ling
RAM64.hdl	Yunchao Zhang	Matthew Kovar	Christopher O'Toole
RAM512.hdl	Matthew Kovar	Sung Ki Ling	Yunchao Zhang
RAM4K.hdl	Sung Ki Ling	Christopher O'Toole	Matthew Kovar
RAM16K.hdl	Christopher O'Toole	Yunchao Zhang	Sung Ki Ling
PC.hdl	Yunchao Zhang	Matthew Kovar	Christopher O'Toole

The chips were tested by each tester using the default tests that came with the Nand2Tetris project files. Screenshots of successful test runs are included at the end of this document.

All .hdl files are included in the containing .zip file.

# <u>Detailed implementation documentation is included in all .hdl files as comments (lines preceded by // or /\*).</u>

A general overview of the function of each chip is provided below. This brief documentation is provided <u>in addition</u> to the detailed implementation documentation contained as comments directly within every .hdl file.

The Bit chip is a 1-bit register that is used to store a single bit in memory. It was implemented using a mux using the load input as the selector bit to decide if a bit should be written to the register. The D-flip-flop is then used to store the bit and make it accessible at a later time. The Bit chip forms the basis for all future registers and RAM units.

The Register chip is just sixteen Bit units tied together, one after the other, used to hold 16-bit words instead of just 1-bit words. It functions in the same way at the Bit chip, except now the input is 16 bits long.

The RAM8 chip is just eight Register units tied together, one after the other, used to hold eight distinct 16-bit words. Since only one register is written to at any given time, a 3-bit address is provided, where the decimal conversion corresponds to which of the eight registers is being referred to. The Dmux is used to interpret the 3-bit address to select the correct register. Finally, a mux is used to return the correct value held by the register at the given address.

The RAM64 chip is just eight RAM8 units tied together, but now with a 6-bit address provided, since 2^6 = 64. This chip functions identically to the RAM8 unit, except now up to sixty-four individual 16-bit words can be stored instead of only eight. The only other distinction between this unit and the RAM8 unit is that the first three bits of the provided address are used to select which RAM8 unit to access while the remaining bits are used to select the correct register within the RAM8 unit.

The RAM512 chip is just eight RAM64 units tied together, but now with a 9-bit address provided, since  $2^9 = 512$ . This chip functions identically to the RAM64 unit, except now up to 512 individual 16-bit words can be stored instead of only 64.


The RAM4K chip is just eight RAM512 units tied together, but now with a 12-bit address provided, since 2^12 = 4096. This chip functions identically to the RAM512 unit, except now up to 4096 individual 16-bit words can be stored instead of only 512.

The RAM16K chip is just four RAM4K units tied together, but now with a 14-bit address provided, since 2^14 = 16384. This chip functions identically to the RAM4K unit, except now up to 16384 individual 16-bit words can be stored instead of only 4096.


The program counter is a register that contains the address (location) of the instruction being executed at the current time. As each instruction, the program counter increases its stored value by 1. After each instruction is fetched, the program counter points to the next instruction in the sequence. As such, it is implemented using the Inc16 chip to increase the value. It uses three additional Mux16 chips to correspond to each of the three provided flags: load, inc, and reset. Based on the mux selection, the appropriate action is taken in the register.

Screenshots of successful tests are included below:


#### Bit.hdl test:




## Register.hdl test:




#### RAM8.hdl test:




#### RAM64.hdl test:




#### RAM512.hdl test:



#### RAM4K.hdl test:



#### RAM16K.hdl test:



### PC.hdl test:

