SoCKit

Section	Title	Page
01.0	Design Introduction	
1.01	Cover Page	1
1.02	Block Diagram	2
02.0	Cyclone V EP5CSXFC6DF31	
02.01	BANK3 & BANK4	3
02.02	BANK5 & BANK6 & BANK8	4
02.03	BANK7	5
02.04	Clock & GND	6
02.05	Transceiver	7
02.06	Config	8
02.07	Power	9
02.08	Decoupling	10
03.0	JTAG	
03.01	USB Blaster II	11
03.02	JTAG Chain	12
04.0	Expansion Port	
04.01	HSMC	13
05.0	Memory	
05.01	DDR3L SDRAM For FPGA	14
05.02	DDR3L SDRAM For HPS	15

Section	Title	Page
06.0	Memory 2	
06.01	QSPI FLASH For FPGA	16
06.02	QSPI FLASH For HPS	17
07.0	LCD & Temp sensor & IRM	
07.01	LCD & Temp sensor & IRM	18
08.0	VGA & Audio	
08.01	VGA ADV7123	19
08.02	Audio SSM2603	20
09.0	FPGA & HPS IO	0
09.01	LED & BUTTON & SWITCH For FPGA	21
09.02	LED & BUTTON & SWITCH For HPS	22
10.0	USB & SD CARD & UART	
10.01	UART TO USB & SD CARD	23
10.02	ULPI PHY USB3300	24
11.0	TSE PHY	
11.01	TSE PHY KSZ9021RN	25
12.0	LTC Connector & G Sensor	
12.01	LTC Connector & G Sensor	26

Section	Title	Page
13.0	System Power	
13.01	9V & 5V	27
13.02	1.1V & 1.2V	28
13.03	3.3V & 2.5V	29
13.04	1.5V	30
13.05	HSMC_VCCIO	31

Copyright (c) 2013 by Teradic Technologies Inc. Talwan. All registers and Copyright (c) 2013 by Teradic Technologies Inc. Talwan. All registers and Copyright (c) 2013 by Teradic Technologies Inc. Talwan. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Teradic.							
Title	SoCKit Board						
Size B	Document Number Cover Page					Rev C	
Date:	Tuesday, May 14, 2013	Sheet	1	of	30	_	

4



























































