











#### REF6125, REF6130, REF6133, REF6141, REF6145, REF6150

SBOS747B-MAY 2016-REVISED AUGUST 2016

# REF61xx High-Precision Voltage Reference With Integrated ADC Drive Buffer


#### 1 Features

- Excellent Temperature Drift Performance
  - 8 ppm/°C (max) from –40°C to +125°C
- Extremely Low Noise
  - Total Noise: 5 μV<sub>RMS</sub> With 47-μF Capacitor
  - 1/f Noise (0.1 Hz to 10 Hz): 3 μV<sub>PP</sub>/V
- Integrated ADC Drive Buffer
  - Low Output Impedance: < 50 mΩ (0-200 kHz)</li>
  - First Sample Precise to 18 Bits With ADS8881
  - Enables Burst-Mode DAQ Systems
- Low Supply Current: 820 μA
- Low Shutdown Current: 1 μA
- High Initial Accuracy: ±0.05%
- Very-Low Noise and Distortion
  - SNR: 100.5 dB, THD: –125 dB (ADS8881)
  - SNR: 106 dB, THD: –120 dB (ADS127L01)
- Output Current Drive: ±4 mA
- Programmable Short-Circuit Current
- Verified to Drive REF Pin of ADS88xx family of SAR ADCs and ADS127xx family of Wideband  $\Delta\Sigma$  ADCs

# 2 Applications

- ATE Testers and Oscilloscopes
- Test and Measurement Equipment
- Analog Input Modules for PLCs
- Medical Equipment
- Precision Data Acquisition Systems

#### **Typical Application**



## 3 Description

The REF6000 family of voltage references have an integrated low output impedance buffer that enable the user to directly drive the REF pin of precision data converters, while preserving linearity, distortion, and noise performance. Most precision SAR and Delta-Sigma ADCs, switch binary-weighted capacitors onto the REF pin during the conversion process. In order to support this dynamic load the output of the voltage reference must be buffered with a low-output impedance (high-bandwidth) buffer. The REF6000 family devices are well suited, but not limited, to drive the REF pin of the ADS88xx family of SAR ADCs, and ADS127xx family of delta-sigma ADCs, as well as other digital-to-analog converters (DACs).


The REF6000 family of voltage references are able to maintain an output voltage within 1LSB (18-bit) with minimal droop, even during the first conversion while driving the REF pin of the ADS8881. This feature is useful in burst-mode, event-triggered, equivalent-time sampling, and variable-sampling-rate data-acquisition systems. The REF61xx variants of REF6000 family specify a maximum temperature drift of just 8 ppm/°C and initial accuracy of 0.05% for both the voltage reference and the low output impedance buffer combined. For various temperature drift options in REF6000 family, see the *Device Comparison Table*.

#### **Device Information**(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
REF61xx	VSSOP (8)	3.00 mm x 3.00 mm

(1) For all available packages, see the package option addendum at the end of the data sheet.

# Reference Droop comparison (1 LSB = 19.07 $\mu$ V, With ADS8881 at 1 MSPS)





<b>Table of Contents</b>
--------------------------

1	Features 1		9.2 Functional Block Diagram	19
2	Applications 1		9.3 Feature Description	20
3	Description 1		9.4 Device Functional Modes	23
4	Revision History	10	Applications and Implementation	24
5	Device Comparison Table		10.1 Application Information	24
6	Pin Configuration and Functions		10.2 Typical Application	24
7	Specifications4	11	Power Supply Recommendations	27
'	7.1 Absolute Maximum Ratings	12	Layout	28
	7.2 ESD Ratings		12.1 Layout Guidelines	28
	7.3 Recommended Operating Conditions		12.2 Layout Example	28
	7.4 Thermal Information	13	Device and Documentation Support	
	7.5 Electrical Characteristics		13.1 Documentation Support	29
	7.6 Typical Characteristics		13.2 Related Links	29
8	Parameter Measurement Information		13.3 Receiving Notification of Documentation Updat	es 29
U	8.1 Solder Heat Shift		13.4 Community Resources	29
	8.2 Thermal Hysteresis		13.5 Trademarks	29
	8.3 Reference Droop Measurements		13.6 Electrostatic Discharge Caution	29
	8.4 1/f Noise Performance		13.7 Glossary	30
9	Detailed Description 19	14	Mechanical, Packaging, and Orderable Information	30
	9.1 Overview 19			

## 4 Revision History

Changes from K	evision A (June 2010) to Revision B	raye
Changed the	Description	1
Changed the	Device Comparison Table	3
Changed list of	f devices for output current in Recommended Operating Conditions	4
Changed load	regulation max value for REF6150 at $T_A = -40$ °C to +125°C from 30 to 50	5
Changed Figu	re 1	7
Changed Figu	re 2	7
Changed Figu	re 5	7
Changed "sec	ond pass" to "final pass" in last paragraph of Solder Heat Shift section	14
Added link to	SLYY097 in Overview section	19
Changes from O	iginal (May 2016) to Revision A	Page


Changes from Original (May 2016) to Revision A



# 5 Device Comparison Table

DEVICE FAMILY	TEMPERATURE DRIFT
REF60xx	5 ppm/°C from -40 to 125°C
REF61xx	8 ppm/°C from -40 to 125°C
REF62xx	3 ppm/°C from 0 to 70°C

# 6 Pin Configuration and Functions



#### **Pin Functions**

PIN		TYPE	DESCRIPTION				
NAME	NO.	ITPE	DESCRIPTION				
EN	2	Input	Enable pin				
FILT	4	_	Filter capacitor pin. A capacitor ( $C_{FILT}$ ) $\geq$ 1 $\mu F$ must be connected between the FILT pin and ground for stability.				
GND_F	7	Ground	Ground force pin				
GND_S	8	Ground	Ground sense pin				
OUT_F	6	Output	Output voltage force pin				
OUT_S	5	Input	Output voltage sense pin				
ss	3	_	Short circuit current limit pin. Connect a resistor to this pin to set the output short-circuit current limit. Connect to VIN pin for highest current limit				
VIN	1	Power	Input supply voltage pin				



#### 7 Specifications

# 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Input voltage	V <sub>IN</sub>	-0.3	6	V
	V <sub>EN</sub>	-0.3	$V_{IN} + 0.3$	V
Operating temperature, T <sub>A</sub>		<b>-</b> 55	150	°C
Junction temperature, T <sub>j</sub>			150	°C
Storage temperature, T	stg	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 7.2 ESD Ratings

			VALUE	UNIT
.,		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1000	\ /
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±250	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 7.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V <sub>IN</sub>		REF6125	3		5.5	
	Supply input voltage (I <sub>OUT</sub> = 0 mA)	REF6130, REF6133, REF6141, REF6145	V <sub>OUT</sub> + 0.25		5.5	V
	(100) = 0 111/1)	REF6150	5.3		5.5	
$V_{EN}$	Enable voltage		0		$V_{IN}$	V
I <sub>L</sub> Output currer		REF6125, REF6130, REF6133, REF6141	-4		4	
	Output current	REF6145	-3.5		3.5	mA
		REF6150	-3		3	
T <sub>A</sub>	T <sub>A</sub> Operating temperature		-40	25	125	°C

#### 7.4 Thermal Information

		REF61xx	
	THERMAL METRIC <sup>(1)</sup>	DGK (VSSOP)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	158.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	51.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	79.5	°C/W
ΨЈΤ	Junction-to-top characterization parameter	5.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	78.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 7.5 Electrical Characteristics

at  $T_A$  = 25°C,  $V_{IN}$  = 5 V for all devices except REF6150,  $V_{IN}$  = 5.4 V for REF6150,  $I_L$  = 0 mA,  $C_L$  = 22  $\mu$ F,  $C_{FILT}$  = 1  $\mu$ F, and  $V_{EN}$  = 5 V (unless otherwise noted)

	PARAMETER		TEST CONDITION	IS	MIN	TYP	MAX	UNIT	
ACCURA	ACY AND DRIFT			,					
	Output voltage accuracy				-0.05%		0.05%		
	Output voltage temperature coefficient <sup>(1)</sup>						8	ppm/°C	
LINE AN	ID LOAD REGULATION								
		REF6125	$V_{OLIT} + 0.5 \text{ V} \le V_{IN} \le 5.5 \text{ V}$	T <sub>A</sub> = 25°C		4	20		
		KEF0125	$V_{OUT} + 0.5 V \leq V_{IN} \leq 5.5 V$	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			30	i	
		REF6130,		T <sub>A</sub> = 25°C		4	20	Ī	
$\Delta V_{O(\Delta VI)}$	Line regulation	REF6133, REF6141, REF6145	$V_{OUT} + 0.25 \text{ V} \le V_{IN} \le 5.5 \text{ V}$	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			30	ppm/V	
		DEFOATO	V 00V 4V 455V	T <sub>A</sub> = 25°C		7	60	Ì	
		REF6150	$V_{OUT} + 0.3 \text{ V} \le V_{IN} \le 5.5 \text{ V}$	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			120	i	
$\Delta V_{O(\Delta IL)}$		REF6125,		T <sub>A</sub> = 25°C		2	20		
	Load regulation, sourcing and sinking	REF6130, REF6133, REF6141	$I_L = 0 \text{ mA to } 4 \text{ mA},$ $V_{IN} = V_{OUT} + 600 \text{ mV}$	T <sub>A</sub> = -40°C to +125°C			30	ppm/mA	
		REF6145	$I_L = 0$ mA to 3.5 mA, $V_{IN} = V_{OUT} + 600$ mV	T <sub>A</sub> = 25°C		2	20		
				$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			30		
		REF6150	$I_L = 0$ mA to 3 mA, $V_{IN} = V_{OUT} + 400$ mV	T <sub>A</sub> = 25°C		2	20		
				$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			50		
I <sub>SC</sub>	Short-circuit current	SS = open				10.5		mA	
NOISE									
	T-t-lint-cont.do-i	C <sub>L</sub> = 22 μF				5			
	Total integrated noise	C <sub>L</sub> = 47 μF				5		$\mu V_{RMS}$	
	Low frequency noise	0.1 Hz ≤ f ≤	10 Hz			3		μV <sub>PP</sub> /V	
OUTPUT	IMPEDANCE								
	Output impedance	f = DC to 20	00 kHz, C <sub>L</sub> = 47 μF			50		mΩ	
TURN-O	N TIME								
t <sub>on</sub>	Turn-on time	0.1% settlin	ng, C <sub>L</sub> = 47 μF, SS = open, RE	F6125		100		ms	
HYSTER	RESIS AND LONG TERM DRIFT							•	
	Long town stability	0 to 1000h	at 25°C			80			
	Long term stability	1000h to 2000h at 25°C				20		ppm	
	Output voltage bysteresis(2)	25°C, -40°C,125°C, 25°C (cycle 1)			<del></del>	33			
	Output voltage hysteresis <sup>(2)</sup>	25°C, -40°	C,125°C, 25°C (cycle 2)			8		ppm	
CAPACI	TIVE LOAD			,					
C <sub>L</sub>	Stable output capacitor value				10		47	μF	

<sup>(1)</sup> Temperature drift is specified according to the box method. See the Feature Description section for more details.

<sup>(2)</sup> See the *Thermal Hysteresis* section.




#### **Electrical Characteristics (continued)**

at  $T_A$  = 25°C,  $V_{IN}$  = 5 V for all devices except REF6150,  $V_{IN}$  = 5.4 V for REF6150,  $I_L$  = 0 mA,  $C_L$  = 22  $\mu$ F,  $C_{FILT}$  = 1  $\mu$ F, and  $V_{EN}$  = 5 V (unless otherwise noted)

	PARAMETER		TEST CONDITI	ONS	MIN TYP	MAX	UNIT
OUTPU	T VOLTAGE						
		REF6125	REF6125				
		REF6130			3		
.,	0	REF6133			3.3		V
V <sub>OUT</sub>	Output voltage	REF6141			4.096		V
		REF6145			4.5		
		REF6150			5		
POWER	RSUPPLY						
		REF6125,		T <sub>A</sub> = 25°C	0.82	0.90	
I <sub>CC</sub> Supply current		REF6130, REF6133, REF6141 Active mode, V <sub>EN</sub> = 5 V	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		1.1	mA	
	Supply current	REF6145,	REF6145, REF6150 Active mode, V <sub>EN</sub> = 5 V	$T_A = 25^{\circ}C$	0.83	0.95	
		REF6150		$T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$		1.15	
		Chutdaua a	made V 0V	$T_A = 25$ °C	1	3	
		Shuldown n	Shutdown mode, $V_{EN} = 0 \text{ V}$ $T_A =$			15	μA
	Enoble nin veltere	Voltage refe	erence in active mode (EN =	= 1)	1.6		V
	Enable pin voltage	Voltage refe	Voltage reference in shutdown mode (EN = 0)			0.6	V
	Enable pin current	V <sub>EN</sub> = 5 V			100	150	nA
		REF6125		$I_L = 0 \text{ mA}$	500	500	
		REF0125		$I_L = 4 \text{ mA}$		600	
		DEEC400 F	DEE0400 DEE0444	$I_L = 0 \text{ mA}$	50	250	
Dropout voltage	Dana and make an	KEF0130, F	REF6133, REF6141	$I_L = 4 \text{ mA}$		600	\/
	Dropout voltage	REF6145	DEFO.445		50	250	m∨
		KEF0145		I <sub>L</sub> = 3.5 mA		600	
		DEE6450		I <sub>L</sub> = 0 mA	100	300	
		REF6150		$I_L = 3 \text{ mA}$		400	




#### 7.6 Typical Characteristics



# **ISTRUMENTS**


#### Typical Characteristics (continued)

at  $T_A = 25$ °C,  $I_L = 0$  mA, and  $V_{IN} = 5$  V, using REF6125 (unless otherwise noted)



 $V_{IN} = V_{OUT} + 600 \text{ mV},$  $I_1 = 0 \text{ mA to } 4 \text{ mA}$ 


Figure 7. Load Regulation Sourcing vs Temperature



 $V_{IN} = V_{OUT} + 600 \text{ mV},$  $I_L = 0 \text{ mA to } 4 \text{ mA}$ 

1000

Figure 8. Load Regulation Sinking vs Temperature




 $V_{OUT} + 0.25 \text{ V} \le V_{IN} \le 5.5 \text{ V}$ 

Figure 9. Line Regulation vs Temperature

950 900 Supply Current (µA) 850 800 750 700 650 25 -25 75 100 125 -50 Temperature (°C)

Figure 10. Supply Current vs Temperature






Figure 11. Supply Current vs Input Voltage







Figure 12. Turn-On Settling Time





















#### 8 Parameter Measurement Information


#### 8.1 Solder Heat Shift


The materials used in the manufacture of the REF61xx have differing coefficients of thermal expansion, and result in stress on the device die when the part is heated. Mechanical and thermal stress on the device die sometimes causes the output voltages to shift, degrading the initial accuracy specifications of the product. Reflow soldering is a common cause of this error.

In order to illustrate this effect, a total of 128 devices were soldered on eight printed circuit boards (PCBs), with 16 devices on each PCB, using lead-free solder paste, and the manufacturer-suggested reflow profile. The reflow profile is as shown in Figure 40. The printed circuit board is comprised of FR4 material. The board thickness is 1.65 mm and the area is 101.6 mm × 127 mm.

The reference output voltage is measured before and after the reflow process; the typical shift is displayed in Figure 41. Although all tested units exhibit very low shifts (< 0.03%), higher shifts are also possible depending on the size, thickness, and material of the PCB.

The histogram displays the typical shift for exposure to a single reflow profile. Exposure to multiple reflows, as is common on PCBs with surface-mount components on both sides, causes additional shifts in the output bias voltage. If the PCB is exposed to multiple reflows, solder the device in the final pass to minimize exposure to thermal stress.







#### 8.2 Thermal Hysteresis

Thermal hysteresis for the device is defined as the change in output voltage after operating the device at 25°C, cycling the device through the specified temperature range, and returning to 25°C. Thermal hysteresis was measured with the REF61xx soldered to a PCB, similar to a real-world application. The PCB was baked at 150°C for 30 minutes before thermal hysteresis was measured. Thermal hysteresis is expressed as:

$$V_{HYST} = \left(\frac{\left|V_{PRE} - V_{POST}\right|}{V_{NOM}}\right) \bullet 10^6 \text{ (ppm)}$$

#### where

- V<sub>HYST</sub> = thermal hysteresis (in units of ppm).
- V<sub>NOM</sub> = the specified output voltage.
- V<sub>PRE</sub> = output voltage measured at 25°C pretemperature cycling.
- V<sub>POST</sub> = output voltage measured after the device has cycled from 25°C through the specified temperature range of -40°C to 125°C and returns to 25°C.

Typical thermal hysteresis distribution is shown in Figure 42 and Figure 43.




Figure 42. Thermal Hysteresis Distribution (Cycle 1)





Figure 43. Thermal Hysteresis Distribution (Cycle 2)

#### 8.3 Reference Droop Measurements

Many applications, such as event-triggered and multiplexed data-acquisition systems, require the very first conversion of the ADC to have 18-bit or greater precision. These types of data-acquisition systems capture data in bursts, and are also called burst-mode, data-acquisition systems. Achieving 18-bit precision for the first sample is a very difficult using a conventional voltage reference because the voltage reference droop limits the accuracy of the first few conversions. The REF61xx have an integrated ADC drive buffer that makes sure the reference droop is less than 1 LSB at 18-bit precision when used with the ADS8881, even at full throughput. Figure 44 and Figure 45 show the REF61xx output voltage droop when driving the REF pin of the ADS8881 at positive and negative full-scale inputs, respectively.



Direct measurement of the reference droop to 18-bit accuracy can be a challenging process. Therefore, the plots in Figure 44 and Figure 45 were obtained by processing the output code of the ADC. The ADC output code is given by:

$$C = (Input Voltage / V_{RFF}) \times 2^{N}$$
 (2)

If the input voltage is kept constant,  $V_{REF}$  is computed by monitoring the ADC output code C. The ADC code usually has six to seven LSBs of code spread due to the inherent noise of the ADC. In order to measure reference droop, this noise must be reduced drastically. Noise reduction is done by averaging the output code multiple times, as described in the next paragraph.



#### **Reference Droop Measurements (continued)**

Figure 46 shows the setup that was used to measure the reference droop. The output ADC code was captured using a field-programmable gate array (FPGA), and post-processing was done on a personal computer. The input to the THS4521, and hence in turn to the ADS8881, is a constant dc voltage (close to positive or negative full-scale because this condition is the worst-case for charge drawn from the REF pin). The dc source must have extremely low noise. After the REF61xx device is powered up and stable, the FPGA sends commands to the ADS8881 to capture data in bursts. The ADS8881 is initially in idle mode for 100 ms. The FPGA then sends a command to the ADS8881 to perform 100 conversions at 1 MSPS. The ADC code corresponding to these 100 conversions (one burst of data) is stored as the first row in a 1000 x 100 dimensional array. This operation is repeated 1000 times, and the data corresponding to each burst is stored in a new row of the 1000 x 100 dimensional array. Finally, each column in this array is averaged to get a final data-set of 100 elements. This final data-set now has code spread that is much less than 1 LSB because most of the noise has now been removed through averaging. This data-set was plotted on a graph with X axis = column number (each column number corresponds to 1  $\mu$ s of time because the sampling rate is 1 MSPS), and Y axis = ADC output code to obtain reference-droop measurements.




Figure 46. Burst-Mode Measurement Setup

#### 8.4 1/f Noise Performance

Typical 0.1-Hz to 10-Hz voltage noise for the REF6125 is shown in Figure 47. The 1/f noise scales with output voltage, but remains 3  $\mu$ V<sub>PP</sub>/V for all the variants. Peak-to-peak noise measurement setup is shown in Figure 48.




Figure 47. 0.1-Hz to 10-Hz Noise




Figure 48. 0.1-Hz to 10-Hz Noise Measurement Setup



#### 9 Detailed Description


#### 9.1 Overview

Most SAR ADCs, and a few delta-sigma ADCs, switch binary-weighted capacitors onto the REF pin during the conversion process. The magnitude of the capacitance switched onto the REF pin during each conversion depends on the input signal to the ADC. If a voltage reference is directly connected to the REF pin of these ADCs, the reference voltage droops because of the dynamic input signal dependent load of the binary-weighted capacitors. Because the reference voltage droop now has input signal dependance, significant degradation in THD and linearity for the system occurs.

In order to support this dynamic load and preserve the ADC linearity, distortion and noise performance, the output of the voltage reference must be buffered with a low-output impedance (high-bandwidth) buffer. The REF61xx family of voltage references have an integrated low output impedance buffer that enables the user to directly drive the REF pin of a SAR ADC, while preserving ADC linearity and distortion. In addition, the total noise in the full bandwidth of the REF61xx is extremely low, thus preserving the noise performance of the ADC. Voltage-Reference Impact on Total Harmonic Distortion (SLYY097) correlates the effect of reference settling to ADC distortion, and how the REF61xx achieves lowest distortion with minimal components and lowest power consumption.

The output voltage of the REF61xx does not droop below 1 LSB (18-bit), even during the first conversion while driving the REF pin of the ADS8881. This feature is useful in burst-mode, event-triggered, equivalent-time sampling, and variable-sampling-rate data-acquisition systems. *Functional Block Diagram* shows a simplified schematic of the REF61xx.

#### 9.2 Functional Block Diagram





#### 9.3 Feature Description

#### 9.3.1 Integrated ADC Drive Buffer

Many ADC data sheets specify a few microamps of average current draw from the REF pin. Almost all voltage references provide these few microamps of average current; but not all voltage references are practical for driving a high-resolution, high-throughput SAR ADC because the peak current drawn can be very high when the capacitors are switched on the REF pin. The worst-case demand for the voltage reference is during a burst-mode conversion, when the ADC is idle for a very long time, before a conversion is initiated, and the first sample converted is expected to be precise. Usually, a large capacitor is connected between the REF pin and ground pin (or sometimes between the REFP and REFM pins) of the ADC to smoothen the current load and reduce the burden on the voltage reference. The voltage reference must then be capable of providing the average current required to completely charge the reference capacitor, but without causing the reference voltage to droop significantly. Most voltage references lack the ability to completely charge the reference capacitor, and settle when the binary-weighted capacitors are being switched onto the REF pin because of the large output impedance. Usually, voltage references have output impedances in the range of 10's of ohms at frequencies higher than 100 Hz. The output voltage of the voltage reference must be buffered with a low output impedance (usually high bandwidth) amplifier to achieve excellent linearity and distortion performance.

The key amplifier specifications to be considered when designing a reference buffer for a high-precision ADC are: low offset, low drift, wide bandwidth, and low output impedance. While it is possible to select an amplifier that sufficiently meets all these requirements, the amplifier comes at a cost of excessive power consumption. For example, the OPA350 is a 38-MHz bandwidth amplifier with a maximum offset of 0.5 mV, and low offset drift of 4  $\mu$ V/°C, but consumes a quiescent current of 5.2mA. This is because (from an amplifier design perspective) offset and drift are dc specifications, whereas bandwidth, low output impedance, and high capacitive drive capability are high-frequency specifications. Therefore, achieving all the performance in one amplifier requires power. However, a more efficient design to meet the low power budget is to use a composite reference buffer, which uses an amplifier with superior high-frequency specifications in the feedback loop of a dc precision amplifier to get the overall performance at much lower power consumption. Figure 49 shows such a composite amplifier design with the OPA333 (dc precision amplifier) and THS4281 (high-bandwidth amplifier). This reference buffer design requires three devices, and a large number of external components. This solution still consumes close to 2 mA of quiescent current.




Figure 49. Composite Amplifier Reference Buffer



#### **Feature Description (continued)**

The REF61xx family of voltage references have an integrated low output impedance buffer (ADC drive buffer); therefore, there is no need for an external buffer while driving the REF pin of high-precision, high-throughput SAR ADCs, as shown in Figure 50. The ADC drive buffer of the REF61xx is capable of replenishing a charge of 70 pC on a 47- $\mu$ F capacitor in 1  $\mu$ s, without allowing the voltage on the capacitor to droop more than 1 LSB at 18-bit precision. The REF61xx are trimmed at multiple temperatures in production, achieving a max drift of just 8 ppm/°C for both the voltage reference and the buffer combined, while operating at a typical quiescent current of 820  $\mu$ A. Figure 51 compares the output impedance of a regular voltage reference (REF20xx) and a voltage reference with integrated ADC drive buffer (REF61xx). Figure 52 compares the burst-mode, reference-settling performance of a regular voltage reference and the REF61xx.





Figure 50. REF61xx Driving REF Pin of ADS8881 SAR ADC





#### **Feature Description (continued)**

#### 9.3.2 Temperature Drift

The REF61xx family is designed for minimal drift error, defined as the change in output voltage over temperature. The drift is calculated using the box method, as described by the following equation:

$$Drift = \left(\frac{V_{REF(MAX)} - V_{REF(MIN)}}{V_{REF} \bullet Temperature Range}\right) \bullet 10^6 \quad (ppm)$$
(3)

#### 9.3.3 Load Current

The REF6125, REF6130, REF6133 and REF6141 are specified to deliver current load of ±4 mA. The REF6145 is specified to deliver ±3.5 mA, and the REF6150 is specified to deliver ±3 mA. The REF61xx are protected from short circuits at the output by limiting the output short-circuit current.

The short-circuit current limit ( $I_{SC}$ ) of the REF61xx family of devices is adjusted by connecting a resistor ( $R_{SS}$ ) on the SS pin. The short-circuit current limit when the REF61xx device is sourcing current can be calculated as shown in Equation 4:

$$I_{SC} = (80*10^{-9})*R_{SS} + (3*10^{-3})$$
 (4)

The short circuit current limit when the REF61xx device is sinking is calculated as shown in Equation 5:

$$I_{SC} = (115 * 10^{-9}) * R_{SS} + (4.6 * 10^{-3})$$
(5)

The recommended output current of the REF61xx also depends on the resistor connected to the SS pin. The recommended output current (sourcing and sinking) for the REF6125, REF6130, REF6133 and REF6141 is given by Equation 6:

$$I_{L} = (31.25 * 10^{-9}) * R_{SS} + (0.25 * 10^{-3})$$
(6)

The recommended output current (sourcing and sinking) for the REF6145 is given by Equation 7:

$$I_{L} = (27.08 * 10^{-9}) * R_{SS} + (0.25 * 10^{-3})$$
(7)

The recommended output current (sourcing and sinking) for the REF6150 is given by Equation 8:

$$I_{L} = (23.75 * 10^{-9}) * R_{SS} + (0.15 * 10^{-3})$$
(8)

The temperature of the device increases according to Equation 9:

$$T_J = T_A + P_D \cdot R_{\theta,JA}$$

where:

- T<sub>J</sub> = junction temperature (°C).
- T<sub>A</sub> = ambient temperature (°C).
- P<sub>D</sub> = power dissipated (W).
- R<sub>θJA</sub> = junction-to-ambient thermal resistance (°C/W).

The REF61xx maximum junction temperature must not exceed the absolute maximum rating of 150°C.



#### **Feature Description (continued)**

#### 9.3.4 Stability

The REF61xx family of voltage references are stable with output capacitor values ranging from 10  $\mu$ F to 47  $\mu$ F. At a low output-capacitor value of 10  $\mu$ F, an effective series resistance (ESR) of 20 m $\Omega$  to 100 m $\Omega$  is required for stability; whereas, at a higher value of 47  $\mu$ F, an ESR of 5 m $\Omega$  to 100 m $\Omega$  is required. The shaded region in Figure 53 shows the stable region of operation for the REF61xx devices.




Figure 53. Stable Output Capacitor Range

A capacitor of value 1  $\mu F$  is required at the FILT pin for stability and noise performance. A low ESR (5  $m\Omega$  to 20  $m\Omega$ ) is easily achieved by increasing the PCB trace length, thus eliminating the need for a discrete resistor. Higher values of ESR (greater than 20  $m\Omega$ , but lesser than 100  $m\Omega$ ) can be intentionally added to increase the output bandwidth of the REF61xx. This higher ESR improves the transient performance of the REF61xx, but worsens noise performance because of increased bandwidth.

#### 9.4 Device Functional Modes

When the EN pin of the REF61xx is pulled high, the device is in active mode. The device must be in active mode for normal operation.

To place the REF61xx into a shutdown mode, pull the ENABLE pin low. When in shutdown mode, the output of the device becomes high impedance and the quiescent current of the device reduces to 1  $\mu$ A (typ). See the enable pin voltage parameter in the *Electrical Characteristics* table for logic high and logic low voltage levels.



#### 10 Applications and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 10.1 Application Information

Many applications, such as event-triggered and multiplexed data-acquisition systems, require the very first conversion of the ADC to have 18-bit or greater precision. These types of data acquisition systems capture data in bursts, and are also called burst-mode, data-acquisition systems. Achieving 18-bit precision for the first sample is very difficult using a conventional voltage reference because the voltage reference droop limits the accuracy of the first few conversions. Furthermore, variable-sampling-rate systems require that the gain error of the system does not vary with sampling rate. The primary objective of this design example is to demonstrate the lowest distortion and noise, burst-mode data-acquisition block with low power consumption, using an 18-bit SAR ADC operating at a throughput of 1 MSPS, for a 1-kHz, full-scale, pure sine-wave input.

#### 10.2 Typical Application




Figure 54. 18-bit, 1-MSPS, Burst-Mode Data Acquisition system

#### 10.2.1 Design Requirements

- 1. Burst-mode support (see Reference Droop Measurements section for more details)
- 2. ENOB > 16 bits
- 3. THD < -120 dB
- 4. Power consumption < 50 mW
- 5. Throughput = 1 MSPS





#### **Typical Application (continued)**

#### 10.2.2 Detailed Design Procedure

The data acquisition system shown in Figure 54 has three major contributors to the noise and accuracy in the system: the input driver, the reference with driver, and the data converter. Each analog block is carefully designed so that the data converter specifications limit the system specifications. The THS4551, a fully differential operational amplifier is used to drive the 18-bit ADC (ADS8881). The charge-kickback RC filter at the output of the THS4551 is used to reduce the charge kickback created by the opening and closing of the sampling switch inside the ADC. Design the RC filter so that the voltage at the sampling capacitor settles to 18-bit accuracy within the acquisition time of the ADC.

Data-acquisition systems require stable and accurate voltage references in order to perform the most accurate data conversion. The REF61xx family of voltage references have integrated an ADC drive buffer, and can therefore drive the REF pin of the ADS8881 directly, without the need for an external reference buffer. See the *Integrated ADC Drive Buffer* section for more details about reference-buffer requirements. Correct output capacitor selection for the REF61xx is very important in this design. The *Stability* section describes the ESR requirements of the output capacitor for stability and burst-mode requirements. A capacitance of 1  $\mu$ F is connected to the FILT pin to reduce broadband noise of the REF61xx.

#### 10.2.2.1 Results


Table 1 summarizes the measured results.

**Table 1. Measured Results** 

SPECIFICATION	MEASURED RESULT
SNR	100.5 dB
ENOB	16.4
THD	-125.9 dB
Throughput	1 MSPS
Burst mode	First sample > 18-bit precision
Power consumption	40 mW



#### 10.2.3 Application Curves





#### 11 Power Supply Recommendations

The REF61xx family of references have extremely low dropout voltage. The dropout specifications can be found in the *Electrical Characteristics* section. A minimum 0.1 µF decoupling capacitor must be connected between the VIN and GND\_F pins of the REF61xx. A typical dropout voltage versus load is shown in Figure 61.




Figure 61. Dropout Voltage vs Load Current



#### 12 Layout

#### 12.1 Layout Guidelines

Figure 62 illustrates an example of a PCB layout for a data-acquisition system using the REF61xx. Some key considerations are:

- Connect low-ESR, 0.1-μF ceramic bypass capacitors between the VIN pin and ground.
- Place the REF61xx output capacitor (C<sub>1</sub>) and the ADC as close to each other as possible.
- Run two separate traces between VOUT\_F, VOUT\_S and the output capacitor, as shown in Figure 62.
- Short the GND\_F and GND\_S pins with a solid plane, and extend this plane to connect to the output capacitor C<sub>L</sub>, as shown in Figure 62.
- Use a solid ground plane to help distribute heat and reduces electromagnetic interference (EMI) noise pickup.
- Place the external components as close to the device as possible. This configuration prevents parasitic errors (such as the Seebeck effect) from occurring.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when absolutely necessary.

#### 12.2 Layout Example




Figure 62. Layout Example



### 13 Device and Documentation Support

#### 13.1 Documentation Support

#### 13.1.1 Related Documentation

For related documentation see the following:

- ADS8881x 18-Bit, 1-MSPS, Serial Interface, microPower, Miniature, True-Differential Input, SAR Analog-to-Digital Converter Data Sheet (SBAS547)
- ADS127L01 24-Bit, High-Speed, Wide-Bandwidth Analog-to-Digital Converter Data Sheet (SBAS607)
- REF6025EVM-PDK User's Guide (SBAU258)
- Voltage-Reference Impact on Total Harmonic Distortion (SLYY097)

#### 13.2 Related Links

The following table lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**TECHNICAL TOOLS & SUPPORT &** PRODUCT FOLDER **PARTS SAMPLE & BUY DOCUMENTS SOFTWARE** COMMUNITY REF6125 Click here Click here Click here Click here Click here **REF6130** Click here Click here Click here Click here Click here **REF6133** Click here Click here Click here Click here Click here REF6141 Click here Click here Click here Click here Click here REF6145 Click here Click here Click here Click here Click here REF6150 Click here Click here Click here Click here Click here

**Table 2. Related Links** 

#### 13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 13.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 13.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 13.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



#### 13.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
REF6125IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14AV	Samples
REF6125IDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14AV	Samples
REF6130IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14BV	Samples
REF6130IDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14BV	Samples
REF6133IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14CV	Samples
REF6133IDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14CV	Samples
REF6141IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14DV	Samples
REF6141IDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14DV	Samples
REF6145IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14EV	Samples
REF6145IDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14EV	Samples
REF6150IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14FV	Samples
REF6150IDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14FV	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



### PACKAGE OPTION ADDENDUM

6-Feb-2020

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2018

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
REF6125IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF6125IDGKT	VSSOP	DGK	8	250	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF6130IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF6130IDGKT	VSSOP	DGK	8	250	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF6133IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF6133IDGKT	VSSOP	DGK	8	250	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF6141IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF6141IDGKT	VSSOP	DGK	8	250	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF6145IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF6145IDGKT	VSSOP	DGK	8	250	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF6150IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF6150IDGKT	VSSOP	DGK	8	250	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 14-Jul-2018



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
REF6125IDGKR	VSSOP	DGK	8	2500	346.0	346.0	29.0
REF6125IDGKT	VSSOP	DGK	8	250	223.0	270.0	35.0
REF6130IDGKR	VSSOP	DGK	8	2500	346.0	346.0	29.0
REF6130IDGKT	VSSOP	DGK	8	250	223.0	270.0	35.0
REF6133IDGKR	VSSOP	DGK	8	2500	346.0	346.0	29.0
REF6133IDGKT	VSSOP	DGK	8	250	223.0	270.0	35.0
REF6141IDGKR	VSSOP	DGK	8	2500	346.0	346.0	29.0
REF6141IDGKT	VSSOP	DGK	8	250	223.0	270.0	35.0
REF6145IDGKR	VSSOP	DGK	8	2500	346.0	346.0	29.0
REF6145IDGKT	VSSOP	DGK	8	250	223.0	270.0	35.0
REF6150IDGKR	VSSOP	DGK	8	2500	346.0	346.0	29.0
REF6150IDGKT	VSSOP	DGK	8	250	223.0	270.0	35.0

# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

# PLASTIC SMALL OUTLINE PACKAGE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated