# Digital System Design with Hardware Description Language

# HW1: RTL Design with VHDL


MohammadJavad Rabiei Kashanaki electrical and computer engineering department university of Tehran SID: 810102145

Abstract — In this project we are going to design intel 8086 microprocessor's datapath using VHDL. After that we will generate VHDL code for its controller and implement the given instructions in it. Eventually we will write a test bench to test the implemented microprocessor and we will see how an assembly program will work on this microprocessor.

Keywords — Intel 8086, microprocessor, datapath, controller

#### INTEL 8086 MICROPROCESSOR

As it is shown in the home work the programmers view can be seen in figure below.



The internal architecture of Intel 8086 is divided into 2 units: The Bus Interface Unit (BIU), and The Execution Unit (EU). We know that the BIU's role is to calculate the address and fetch the instructions from the memory. And the EU part is connected to controller to decode and execute the instructions.

We will describe the functionality of each part from datapath and VHDL code of each unit will be described in the next part.

# I. DATAPATH

The datapath consist of parts which further explanation will be provided for each unit.

#### A. Register

As we know, registers are used to store data. So the VHDL implementation can be seen in figure below.

The implementation is designed such that the register size can be varied using generics, as illustrated. There is multiple instances from this register in datapath that will be discussed in future.

# B. Mux

This unit is used to choose between multiple input based on select signal. VHDL implementation can be seen below.

# C. Address generator

This unit is used to generate address for the memory. We know that 8086 see the memory as four 64byte segment which each part has a start address. To access the items in each part the index should be added to the start point address.

Code of this part can be seen below.

```
ENTITY address_calculator IS

GENERIC (address_size : INTEGER := 16);

PORT (

a, b : IN STD_LOGIC_VECTOR(address_size - 1 DOWNTO 0);

address_out : OUT STD_LOGIC_VECTOR(address_size - 1 DOWNTO 0));

END ENTITY address_calculator;

ARCHITECTURE behavioral OF address_calculator IS

SIGNAL temp : STD_LOGIC_VECTOR(31 DOWNTO 0);

BEGIN

temp <= STD_LOGIC_VECTOR(unsigned(a) * 16 + unsigned(b));

address_out <= temp(15 DOWNTO 0);

END ARCHITECTURE behavioral;
```

#### D. INC

Incrementor is a part that accumulate its input with one and the result is available on output. Its code can be seen below.

```
ENTITY incrementor IS

GENERIC (input_size : INTEGER := 16);

PORT (

data_in : STD_LOGIC_VECTOR (input_size - 1 DOWNTO 0);

data_out : OUT STD_LOGIC_VECTOR(input_size - 1 DOWNTO 0));

END ENTITY incrementor;

ARCHITECTURE behavioral OF incrementor IS

BEGIN

data_out <= STD_LOGIC_VECTOR(unsigned(data_in) + 1);

END ARCHITECTURE behavioral;
```

#### E. X registers

These register are 16 bit registers in which the lower byte and upper byte are accessible and can be loaded in a way that the other part isn't affected. Code implementation can be seen below.

As it can be seen, there is two signal to access lower byte or upper byte of this register.

#### F. Queue

This part of the datapath is used for pipelining. As the name illustrates, this part function as a FIFO that has push and pop option. This part is used to fetch instructions whenever the queue is not full or the memory is not in use with other part. This unit consist of 6 register which are 8 bits long.

Code implementation can be seen below.

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_TEXTIO.ALL;
USE STD.TEXTIO.ALL;
USE STD.TEXTIO.ALL;
USE IEEE.std logic_arith.ALL;
ENTITY queue IS

PORT (

clk, rst, push, pop : IN STD_LOGIC;
data_in : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
full : OUT STD_LOGIC;
empty : OUT STD_LOGIC;
data_out : OUT STD_LOGIC VECTOR(47 DOWNTO 0);
number_of_pop : IN INTEGER);
END ENTITY queue;
```

The behavioral architecture can be seen in the next figure.

#### G. Tristate

This unit is controlled with controller and when ever the enable signal is one the ouput is assigen to its input otherwise the output is "Z".

The code can be seen below.

```
ENTITY TristateBuffer IS

GENERIC (buffer_size : INTEGER := 16);

PORT (

data_in : IN STD_LOGIC_VECTOR(buffer_size - 1 DOWNTO 0);
enable : IN STD_LOGIC_ YECTOR(buffer_size - 1 DOWNTO 0);
enable : IN STD_LOGIC_YECTOR(buffer_size - 1 DOWNTO 0)
);
END TristateBuffer;

ARCHITECTURE Behavioral OF TristateBuffer IS

BEGIN

PROCESS (data_in, enable)
BEGIN

IF enable = '1' THEN

data_out <= data_in; -- Drive the signal

ELSE

data_out <= (OTHERS => 'Z'); -- High impedance
END IF;
END PROCESS;
END Behavioral;
```

# H. Memory

Memory unit is used to store instructions and data. At first we should read the instruction from a file as it described in the home work. To do so the code below is written.

```
-- Memory initialization process

process (clk)

variable line : LINE;

variable text_data : std_logic_vector(1 to DATA_MIDTH);

variable i:integer := instruction_base_address;

begin

if init_done = '0' then

while not endfile(input_file) loop

readline(input_file, line);

read(line, text_data);

-- write(output, line);

-- write(output, line);

mem(i) <= (text_data);

i := i + 1;

end loop;

file_close(input_file);

init_done <= '1';

end if;

if (clk'event and clk = '1' and write_en = '1' and init_done = '1') then

mem(conv_integer(unsigned(address_in))) <= data_in;

report("write successfull");

end if;

end process

data_out <= mem(conv_integer(unsigned(address_in)));

end architecture behavioral;
```

# I. ALU

This unit is used to do arithmetic calculations based on its operation select signal. There is also a flag output in this unit that shows the operation status.

Part of the VHDL implementation can be seen in figure below.

```
ORDITIVE also IS

GENERALE (input_size : INHEGER := 16);

PORT | IN STD_LOGIC_VECTOR(input_size - 1 DOMNTO 0);

op so I : IN STD_LOGIC_VECTOR(input_size - 1 DOMNTO 0);

op so I : IN STD_LOGIC_VECTOR(input_size - 1 DOMNTO 0);

also_flag_out : OUT STD_LOGIC_VECTOR(7 DOMNTO 0));

BID_ENTITY also

ARCHITECTURE Behavioral OF als IS

BEGIN

PROCESS (op sel, a, b)

VARIABLE sum_extended : STD_LOGIC_VECTOR(16 DOMNTO 0);

Variable msl_resualt : STD_LOGIC_VECTOR(16 DOMNTO 0);

EEGIN

also_flag_out <= (others -> '0');

CASE op sel IS

MERR 'Bosoo' >> - Addition

sum_extended : STD_LOGIC_VECTOR((signed('0' & a) + unsigned('0' & b));

data_out <= STD_LOGIC_VECTOR((signed(a) + signed(b));

als_flag_out() <= sum_extended('SS);

If sum_extended '= STD_LOGIC_VECTOR((signed(a) + signed(b));

als_flag_out(0) <= '0';


ELSE

als_flag_out(0) <= '0';

ELSE

als_flag_out(0) <= '0';
```


Complete data path can be seen in figure below.



#### II. CONTROLLER

The controller role is to control datapath and send control signals when needed. The controller consist of many states and the next state depends on the instruction.

Three of these states are common between all instructions that can be seen in figure below.



As it is shown in figure, the idle state is to set all signals to zero and make the processor ready to fetch the first instruction and start functioning.

The fetch state:

First byte of instruction is loaded to instruction register


The Decode state:

In this state, based on the opcode, the next state is chosen, also the opcode byte of the instruction which is fetched to the register is pop out of the queue.

Part of the code for this state can be seen below which choosing next state based on instruction opcode.

After decoding the fetched instruction, we will go through stages to execute the instruction based on the operands. We will see the stages for executing each instructions further.

# A. Move – register to register



The code also can be seen below.

```
### MORE BOOK_TOK_TOK_CTAT($ DOMINO ) = AK_TOK_OPEN AND QUENC_OUT_TOK_CTAT($ DOMINO 0) = BK_TOK_OPEN) THEN

11 (QUENC_OUT_TOK_TOK_OPEN AND OPEN AND QUENC_OUT_TOK_CTAT($ DOMINO 0) = BK_TOK_OPEN) THEN

12 (QUENC_OUT_TOK_TOK_OPEN) = AK_TOK_OPEN AND QUENC_OUT_TOK_CTAT($ DOMINO 0) = CK_TOK_OPEN) THEN

12 (QUENC_OUT_TOK_OPEN) = AK_TOK_OPEN AND QUENC_OUT_TOK_CTAT($ DOMINO 0) = CK_TOK_OPEN) THEN

12 (QUENC_OUT_TOK_OPEN) = BK_TOK_OPEN AND QUENC_OUT_TOK_CTAT($ DOMINO 0) = BK_TOK_OPEN) THEN

12 (QUENC_OUT_TOK_CTAT($ DOMINO 1) = BK_TOK_OPEN AND QUENC_OUT_TOK_CTAT($ DOMINO 0) = AK_TOK_OPEN) THEN

12 (QUENC_OUT_TOK_CTAT($ DOMINO 1) = BK_TOK_OPEN AND QUENC_OUT_TOK_CTAT($ DOMINO 0) = CK_TOK_OPEN) THEN

12 (QUENC_OUT_TOK_CTAT($ DOMINO 1) = BK_TOK_OPEN AND QUENC_OUT_TOK_CTAT($ DOMINO 0) = BK_TOK_OPEN) THEN

12 (QUENC_OUT_TOK_CTAT($ DOMINO 1) = CK_TOK_OPEN AND QUENC_OUT_TOK_CTAT($ DOMINO 0) = BK_TOK_OPEN) THEN

12 (QUENC_OUT_TOK_CTAT($ DOMINO 1) = CK_TOK_OPEN AND QUENC_OUT_TOK_CTAT($ DOMINO 0) = BK_TOK_OPEN) THEN

12 (QUENC_OUT_TOK_CTAT($ DOMINO 1) = CK_TOK_OPEN AND QUENC_OUT_TOK_CTAT($ DOMINO 0) = BK_TOK_OPEN) THEN

12 (QUENC_OUT_TOK_CTAT($ DOMINO 1) = CK_TOK_OPEN AND QUENC_OUT_TOK_CTAT($ DOMINO 0) = BK_TOK_OPEN) THEN

12 (QUENC_OUT_TOK_CTAT($ DOMINO 1) = CK_TOK_OPEN AND QUENC_OUT_TOK_CTAT($ DOMINO 0) = BK_TOK_OPEN) THEN

12 (QUENC_OUT_TOK_CTAT($ DOMINO 1) = DK_TOK_OPEN AND QUENC_OUT_TOK_CTAT($ DOMINO 0) = BK_TOK_OPEN) THEN

12 (QUENC_OUT_TOK_CTAT($ DOMINO 1) = DK_TOK_OPEN AND QUENC_OUT_TOK_CTAT($ DOMINO 0) = BK_TOK_OPEN) THEN

12 (QUENC_OUT_TOK_CTAT($ DOMINO 1) = DK_TOK_OPEN AND QUENC_OUT_TOK_CTAT($ DOMINO 0) = BK_TOK_OPEN) THEN

12 (QUENC_OUT_TOK_CTAT($ DOMINO 1) = DK_TOK_OPEN AND QUENC_OUT_TOK_CTAT($ DOMINO 0) = AK_TOK_OPEN) THEN


12 (QUENC_OUT_TOK_CTAT($ DOMINO 1) = DK_TOK_OPEN AND QUENC_OUT_TOK_CTAT($ DOMINO 0) = AK_TOK_OPEN AND QUENC_OUT_TOK_CTAT($ DOMINO 0) = CK_TOK_OPEN AND QU
```

# B. Move – register to memory

This instruction can be done in one state. The code can be seen below.

# C. Move - immediate to register

This instruction can be execute in three cycle as it is shown below.




The code can be seen below.

```
WHEN mevoe_immediate1 =>
    nstate <= mevoe immediate2;</pre>
    IF (inst reg out(2 DOWNTO 0) = AX reg opcd) THEN
       ax_en_1 <= '1';
    ELSIF (inst_reg_out(2 DOWNTO 0) = BX_reg_opcd) THEN
    ELSIF (inst_reg_out(2 DOWNTO 0) = CX_reg_opcd) THEN
   cx_en_1 <= '1';
ELSIF (inst_reg_out(2 DOWNTO 0) = DX_reg_opcd) THEN
       dx en 1 <= '1';
WHEN meyoe immediate2 =>
    queue_to_bus_tri <= '1';</pre>
    IF (inst_reg_out(2 DOWNTO 0) = AX_reg_opcd) THEN
    ELSIF (inst_reg_out(2 DOWNTO 0) = BX_reg_opcd) THEN
       bx_en_h <=
    ELSIF (inst_reg_out(2 DOWNTO 0) = CX_reg_opcd) THEN
    cx_en_h <= '1';
ELSIF (inst_reg_out(2 DOWNTO 0) = DX_reg_opcd) THEN
       dx_en_h <=
    nstate <= mevoe immediate3;</pre>
WHEN mevoe_immediate3 =>
    pop_from_queue <= '1';</pre>
    number_of_pop <= 2;</pre>
```

#### D. MULT

For executing this instruction, first the registers data are loaded to ALU temp registers in two cycle. In the next two cycles upper 16 bit and lower 16 bit is loaded in destination registers which are AX and CX registers. The diagram can be seen below.



Part of this state code can be seen below.


```
HEN mul_reg_reg_state1 =>
   nstate <= mul_reg_reg_state2;</pre>
   alu_temp_reg1_en <= '1';</pre>
WHEN mul_reg_reg_state2 =>
   nstate <= mul_reg_reg_state3;
   alu_temp_reg2_en <=
   IF (queue_out_to_ctrl(2 DOWNTO 0) = AX_reg_opcd) THEN
   ELSIF (queue_out_to_ctrl(2 DOWNTO 0) = BX_reg_opcd) THEN
       bx tri en <=
   ELSIF (queue_out_to_ctrl(2 DOWNTO 0) = CX_reg_opcd) THEN
   ELSIF (queue_out_to_ctrl(2 DOWNTO 0) = DX_reg_opcd) THEN
   dx_tri_en <=
END IF;
WHEN mul_reg_reg_state3 =>
   alu_op_sel <= "0101";
ALU_tri_en <= '1';
   pop_from_queue <= '1';
      nber_of_pop <= 1;
   nstate <= fetch;
   flag_reg_en <= '1';
```

#### E. DEC

The code can be seen in figure below.


```
IEN dec state1 =>
   IF (inst_reg_out(2 DOWNTO 0) = AX_reg_opcd) THEN
       ax tri en <= '1':
   ELSIF (inst_reg_out(2_DOWNTO 0) = BX_reg_opcd) THEN
   ELSIF (inst_reg_out(2 DOWNTO 0) = CX_reg_opcd) THEN
       cx tri en <=
   ELSIF (inst_reg_out(2 DOWNTO 0) = DX_reg_opcd) THEN
      dx tri en <= '1'
   ELSIF (inst_reg_out(2 DOWNTO 0) = SP_reg_opcd) THEN
   ELSIF (inst_reg_out(2 DOWNTO 0) = BP_reg_opcd) THEN
      bp tri en <= '1'
   ELSIF (inst_reg_out(2 DOWNTO 0) = SI_reg_opcd) THEN
   ELSIF (inst_reg_out(2 DOWNTO 0) = DI_reg_opcd) THEN
      di_tri_en <= '1';
   alu_temp_reg1_en <= '1';</pre>
WHEN dec state2 =>
   IF (inst_reg_out(2 DOWNTO 0) = AX_reg_opcd) THEN
   ELSIF (inst_reg_out(2 DOWNTO 0) = BX_reg_opcd) THEN
      bx en <= '1
   ELSIF (inst_reg_out(2 DOWNTO 0) = CX_reg_opcd) THEN
   ELSIF (inst_reg_out(2 DOWNTO 0) = DX_reg_opcd) THEN
       dx_en <=
   ELSIF (inst_reg_out(2 DOWNTO 0) = SP_reg_opcd) THEN
       sp en <=
   ELSIF (inst_reg_out(2 DOWNTO 0) = BP_reg_opcd) THEN
   ELSIF (inst_reg_out(2 DOWNTO 0) = SI_reg_opcd) THEN
      si en <= '1';
   ELSIF (inst_reg out(2 DOWNTO 0) = DI_reg opcd) THEN
   END IF;
   ALU tri en <= '1':
   alu_op_sel <= "0111";
```

The diagram also can be seen below.



#### F. INC


The diagram and the code can be seen below.



```
IF (inst_reg_out(2 DOWNTO 0) = AX_reg_opcd) THEN
   ax_tri_en <= '1';
ELSIF (inst_reg_out(2 DOWNTO 0) = BX_reg_opcd) THEN
       bx tri en <=
   ELSIF (inst_reg_out(2 DOWNTO 0) = CX_reg_opcd) THEN
   ELSIF (inst_reg_out(2 DOWNTO 0) = DX_reg_opcd) THEN
       dx tri en <=
   ELSIF (inst_reg_out(2 DOWNTO 0) = SP_reg_opcd) THEN
       sp tri en <=
   ELSIF (inst_reg_out(2 DOWNTO 0) = BP_reg_opcd) THEN
   ELSIF (inst_reg_out(2 DOWNTO 0) = SI_reg_opcd) THEN
   si_tri_en <= '1';
ELSIF (inst_reg_out(2 DOWNTO 0) = DI_reg_opcd) THEN
       di_tri_en <= '1';
   alu_temp_reg1_en <= '1';
   nstate <= inc state2;</pre>
WHEN inc state2 =>
   IF (inst_reg_out(2 DOWNTO 0) = AX_reg_opcd) THEN
   ELSIF (inst_reg_out(2 DOWNTO 0) = BX_reg_opcd) THEN
       bx en <=
   ELSIF (inst reg out(2 DOWNTO 0) = CX reg opcd) THEN
       cx en <=
   ELSIF (inst_reg_out(2 DOWNTO 0) = DX_reg_opcd) THEN
   ELSIF (inst_reg_out(2 DOWNTO 0) = SP_reg_opcd) THEN
   ELSIF (inst_reg_out(2 DOWNTO 0) = BP_reg_opcd) THEN
       bp en <=
   ELSIF (inst_reg_out(2 DOWNTO 0) = SI_reg_opcd) THEN
   ELSIF (inst_reg_out(2 DOWNTO 0) = DI_reg_opcd) THEN
      di_en <= '1';
   ALU_tri_en <= '1';
alu_op_sel <= "0110";
```

#### G. LOOPZ

This instruction need 4 cycle to be executed. The diagram can be seen below.



The code also can be seen in picture below.

```
WHEN loopz_disp_state =>
    nstate <= loopz_2;
    alu_temp_regl_en <= '1';
    cx_tri_en <= '1';

WHEN loopz_2 =>
    nstate <= loopz_3;
    alu_op_sel <= "0111";
    flag_reg_en <= '1';

WHEN loopz_3 =>
    alu_op_sel <= "0111";
    alu_tri_en <= '1';
    cx_en <= '1';
    IF flag_reg_out(0) = '0' THEN
        ip_mux_sel <= "01";
        update_IP_loop <= '1';
        nstate <= loopz_4;

ELSE
        nstate <= fetch;
    END IF;

WHEN loopz_4 =>
    nstate <= fetch;
    pop_from_queue <= 6;</pre>
```

Other instructions also are implemented and the code can be found in "code/controller.vhdl".

#### III. 8086 MICROPROCESSOR

To complete the microprocessor, we need to connect our datapath and controller in our top module. This is done and can be seen below.

```
entity processor is
port(clk,rst: in std_logic; address_out : out std_logic_vector(15 downto 0);
mem_data_in : in std_logic_vector(15 downto 0);
mem_write_en: out std_logic;
data_out: out std_logic_vector(15 downto 0));
end entity processor;
```

# IV. TESTBENCH

To test our processor, we wrote a test bench in a way that the microprocessor is connected to a memory which is loaded with instructions and other data.

The testbench code can be seen in the next figure.

#### V. ASSEMBLY CODE

To test the microprocessor and the added instructions, we wrote an assembly code that Start from the location 0100H in the memory, read its data and multiply the data by 2, and write the result to the same location (0100H). Using loops, repeat this procedure for the next 9 locations of the memory (0100H to 0109H).

The assembly code can be seen below.

```
Move 2,BX
Move 9,CX
Move 100H,DX
Loop: Move memory(DX),AX
Mult AX,BX
Move AX,memory(DX)
Increment (DX)
Loopz (CX), loop
```

As it can be seen, first BX,CX and DX register are loaded with data. Then we should read the memory data from the location that is loaded in DX register.

Then we should multiply AX with BX register which is loaded with 2.


Finally we move ax register data to the same memory location. After that we increment DX register to go to next memory location. The last instruction is loopz which decrement the CX register and if the result is not equal to zero it will update the ip register and will clear the queue and fetches from loop label again, otherwise it will continue to the next instruction.

The assembly code is translated to machine code and can be seen below. This machine code is written to text file which is loaded to memory at the start of the testbench.

10111011	Move 2,BX
00000010	
00000000	
10111001	Move 9,CX
00001001	
00000000	
10111010	Move 100H, DX
00000000	
00000001	
10010011	Move mem(DX),AX
00000100	
00000000	
11110111	Mult AX,BX
11100011	
10010011	Move AX,mem(DX)
01000100	
01000010	INC(DX)
00000000	
11100001	LOOPZ
00000100	

# VI. RESULT

To see the result of the assembly code provided, first we load the memory from 100H to 112H with data. This can be seen in figure below.



After running the processor to fetches the instructions and execute them, the memory will changes to the picture below.



As it can be seen, the data from 100H to 109H is multiplied with 2 and other data aren't affected after executing all instructions.

The picture below shows the microprocessors signals during executing instructions.

