# Reference Designer

#### **Tutorials Home**

VERILOG BASIC TUTORIAL

Verilog Introduction

Installing Verilog and Hello World

Simple comparator Example

Code Verification

Simulating with verilog

Verilog Language and Syntax

Verilog Syntax Contd...

Verilog Syntax - Vector Data

Verilog \$monitor

Verilog Gate Level Modeling

Verilog UDP

Verilog Bitwise Operator

Viewing Waveforms

Full Adder Example

Multiplexer Example

Always Block for Combinational ckt

if statement for

Combinational ckt

Case statement for Combinational ckt

Hex to 7 Segment Display

casez and casex

full case and parallel case

Verilog for loop

Verilog localparam and parameter

SEQUENTIAL CKT TUTORIAL

Sequential Circuits

Serial Shift Register

**Binary Counters** 

Ring Counter

MISC VERILOG TOPICS

Setting Path Variable

Verilog Interview questions

Verilog Interview questions #2

Verilog Interview questions

#3

Verilog Books Synchronous and Asynchronous Reset

# Binary Counter using verilog

A binary counter is a simple counter that has an initial value of 0 at the time of reset. It value keeps incrementing by 1 at each clock cycle. And finally it reaches its maximum value, say 1111 in binary for a 4 bit counter, it again reaches 0000 in binary and keeps counting one.

Here is the verilog implemmentation of shift register.

```
// referencedesigner.com
2.
    // Example of binary_counter
3.
    module binary_counter
4.
       #(parameter N=4)
5.
        input wire clk, reset,
6.
7.
        output wire [N-1:0] binary
8.
9.
10.
       reg [N-1:0] r_reg;
11.
       wire [N-1:0] r_next;
12.
       always @(posedge clk, negedge reset)
13.
14.
15.
          if (~reset)
16.
             r_reg <= 0;
17.
          else
18.
             r_reg <= r_next;
19.
            end
20.
            assign binary = r_reg;
21.
            assign r_next = r_reg+1;
    endmodule
```

## **Explanation**

We make use of the simple addition statement for incrementing value. We should note the property of addition that - it wraps vhen it reaches its max value.

```
assign r_next = r_reg+1;;
```

The testbech for the binary counter

```
timescale 1ns / 1ps
                                  module stimulus;
                               3.
                                           // Inputs
                               4.
                                           reg clk ;
                                           reg reset;
                               6.
                                           // Output
                                           wire[3:0] binary;
                               7.
                               8.
                                           // Instantiate the Binary Counter
                               9.
                                           binary_counter #(4) s1 (
                             10.
                                                    .clk(clk),
Verilog Tutorial Videos
                             11.
                                                    .reset(reset),
                             12.
                                                    .binary(binary)
                                           );
                             13.
                             14.
                             15.
                                   integer i;
                                   initial
                             16.
                             17.
                                   begin
                             18.
                             19.
                             20.
                                   for(i =0; i<=40; i=i+1)</pre>
                             21.
                                   begin
                                    #10 clk = \simclk;
                             22.
                             23.
                                   end
                             24.
                                   end
                             25.
```

### Verilog Free Running Counter

```
26. initial
Left and Right shift << and
                             27.
                                 begin
                             28.
                             29.
                                 $dumpfile("test.vcd");
Negative Numbers
                             30.
                                 $dumpvars(0,stimulus);
Blocking Vs Non Blocking
                             31.
                             32.
                                 reset =1;
wand and wor
                             33.
                                 #2 reset = 0;
                                 #2 reset =1;
                             34.
delay in verilog
                                 end
                             35.
$dumpfile and $dumpvars
                             36.
                             37.
Useful Resources
                                                   initial begin
                             38.
                             39.
                                                    $monitor("clk=%d binary=%4b",clk,binary);
Verilog Examples
                             40.
                             41.
VERILOG QUIZS
                             42.
                                 endmodule
Verilog Quiz # 1
```

Verilog Quiz # 2

Verilog Quiz # 3

Verilog Quiz # 4

Verilog Quiz # 5

Verilog Quiz # 6

Verilog Quiz # 7

Verilog Quiz # 8

Verilog Quiz # 9

OTHER TUTORIALS

Verilog Simulation with Xilinx ISE

VHDL Tutorial

Exercise

1. Change the binary counter so that it counts down in place of count up

- Answer here

2. Modify the code so that, it gives output 1 ( define another output wire), for one clock period every time it reaches max value.

Answer here

and test bench here

2. Modify the code so that, it has another input, call it load. When it is 1, at the next rising edge of clock, the counter value is uploaded with N bit wide input - call it input\_load. It then keeps counting from there.



Copyright © 2009 Reference Designer

Tutorials | Products | Services | Contact Us