HOST Microelectronics Security Challenge: IP Security Track

Team: Gator Hardware Oriented Security Team (GHOST)

Advised by – Dr. Fahim Rahman

Members: Md. Kawser Bepary, Dipayan Saha, Amit Mazumder Shuvo, Pantha Pratim Sarker, Mashahedur Rahman, Shuvagata Saha, Hasan Al-Shaikh.





Secrets (not so) Hidden in Plain Sight



Motivation:


- Side channel leakage analysis
 - Unintentionally expose internal secrets due to weakness in hardware implementation.
- Attack types: Power, electromagnetic, fault, timing, microarchitectural, acoustic and more.
- Assumes minimal knowledge about the victim system, cheap to implement and extremely effective!!





Challenge Overview





Setup:


An open-source implementation of 128-bit AES circuit

Tasks:

- 1. Implementation of the AES core on an FPGA
- 2. Collect power traces
- 3. Mount power side-channel and fault injection attacks.
- 4. Find vulnerabilities and leakage information
- 5. Propose and implement countermeasures.

Experimental Setup (ChipWhisperer)





Equipment:

- Laptop/PC (installed Chipwhisperer v4.0.1, Xilinx Vivado)
- ChipWhisperer CW305 Artix-7 Target board
- ChipWhisperer-Lite Capture board



Power Side-Channel Attacks

Simple Power Analysis (SPA)



- Simple power analysis (SPA) involves visual inspection of the power traces
- SPA is utilized to extract the feature points from the power traces
- Each power trace shows ten identifiable cycles of power consumption
- From visualization of a single power trace, each round can be identified along the time axis
- Such round information can be very helpful in the next DPA/CPA attack




Figure: SPA on collected trace

Differential Power Analysis (DPA)



 Exploits data dependency of the power consumption of cryptographic devices using a large number of power traces

DPA attack strategy:

Step 1: Choosing intermediate result

Step 2: Measurement of power consumption

Step 3: Calculation of hypothetical intermediate values

Step 4: Calculation of hypothetical power consumption using power model (HD/HW/MSB/LSB)

Step 5: Statistical analysis




Figure: DPA attack methodology

DPA cont'd



- Depending on the statistical analysis different DPA attacks can be performed.
- Difference of means:

$$R = M1 - M0$$

Distance of means:

$$r_{ij} = \frac{m_{1ij} - m_{0ij}}{s_{ij}}$$


Correlation coefficient / Correlation Power Analysis (CPA):

$$r_{i,j} = \frac{\sum_{d=1}^{D} (h_{d,i} - \overline{h_i})(t_{d,j} - \overline{t_j})}{\sqrt{(\sum_{d=1}^{D} (h_{d,i} - \overline{h_i}))^2 (\sum_{d=1}^{D} (t_{d,j} - \overline{t_j}))^2}}$$

Result: CPA with hamming distance model




- CPA with HD model is performed on the last round
- Correct keys have been recovered for all sub-bytes



Result: CPA with HD model cont'd









Figure: (top) correlation vs. number of traces; (bottom) partial guessing entropy vs. number of traces for last round CPA with HD model

The figures suggest that minimum of 12k traces are required to recover the full key

Result: CPA with HD model cont'd



Figure shows that leakage is found at last round. Such leakage is expected since CPA with HD model was performed on the last round



Result: CPA with HW model






Figure: Correlation coefficient for variation of number of traces for CPA with HW model

Figure: Correlation coefficient for different key hypotheses in case of CPA with HW model using 7000 power traces

Result: DPA with distance of means







Figure: Correlation coefficient for variation of number of traces for DPA with distance of means

ML-based Side-Channel Attack



- Signal decomposition is integrated with ML-based side-channel attack methodology for unique and unseen feature extraction
- MLP networks are used with model ensembling



Pre-processing

Pre-processing

Pre-processing

NN 0

NN i

Model Ensembling

Key Prediction

Figure: Overview of ML-based side-channel attack

Figure: Overview of our ML-based attack

Result: ML-based Side-Channel Attack



- Dataset size: 40k
- Only around 1400 traces are required to extract key using ML-based approach
- Requires only 300k parameters




Figure: Key rank vs number of traces for ML-based side-channel attack



Power Side-Channel Countermeasures

Side-Channel Countermeasures



Masking

- Arguably most popular countermeasure against side-channel analysis.
- Randomizes intermediate values and render power consumption independent of the associated data.
- Incurs high overhead.

Hiding

- Increases the signal-to-noise (SNR) ratio.
- Approaches-
 - Introduction of a noise generator in the circuit.
 - Implementation of dual-rail precharge (DRP) logic such as SABL and WDDL.
- Incurs high overhead.

Side-Channel Countermeasures cont'd




- t-private Circuit
 - A provable theoretical framework for resisting side-channel analysis.
 - Gates are transformed in such a way that at least t+1 nodes need to be probed to retrieve a single bit of information.
- Constant Random Matrix Multiplication
 - The plaintext and key are multiplied with a special matrix R before starting of the rounds.
 - After the encryption, the ciphertext is again multiplied with R to get the correct ciphertext.
- Physical Design Level Countermeasure
 - Used in DRP logic.
 - Wire lengths for paired logic are made equal so that capacitances are matched, and power consumptions are the same regardless of the logic operation.
- Countermeasure by Modifying Clock Pulses
 - Skipping Clock Pulses, Randomizing Clock Freq., Multiple Clock Domain, etc.

Implemented Countermeasure: Approach 1 (Galois Field Transform)



- Sbox LUT block is the most vulnerable part of AES implementation
- Galois Field Transformation of Sbox LUT
- Isomorphic mapping can be employed to convert GF(2⁸) to GF(((2²)²)²), so that multiplicative inverse can be easily obtained




GF $(2^2) \rightarrow$ GF (2): $x^2 + x + 1$ GF $((2^2)^2) \rightarrow$ GF (2^2) : $x^2 + x + \phi$ GF $((2^2)^2)^2) \rightarrow$ GF $((2^2)^2)$: $x^2 + x + \lambda$ Where $\phi = \{10\}2$ and $\lambda = \{1100\}2$.

SubByte and Inverse SubByte Transformation in Galois Field

Countermeasure Result (GF): CPA with HD model



- CPA with HD model is performed on the last round
- None of the sub-keys have been recovered for all sub-bytes



Countermeasure Result (GF): CPA with HD model







Figure: correlation vs number of traces for last round CPA with HD model. The figure suggests that none of the sub-bytes could be recovered

Countermeasure Result (GF): CPA with HD model









Figure: Attack output vs sample for subkey guesses


Figure: partial guessing entropy vs. number of traces for last round CPA with HD model


Countermeasure 1 (GF): Implementation Overhead




- LUT Utilization: 1912 vs 2722 => Overhead 42% of AES module
- Total Power: 0.143W vs 0.161W => Overhead is 14% of AES module
- Minimal Overhead to achieve significant side-channel robustness











Attempted Countermeasure: Approach 2 (Random Masking)



 A constant matrix is multiplied with the input plaintexts and key bytes to mask the power signature.





Zhang, Xinmiao, et al. "Hardware obfuscation of aes through finite field construction variation." 2019 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 2019.

Countermeasure Result (Random Masking): CPA with HD model



- CPA with HD model is performed on the last round
- None of the sub-keys have been recovered for all sub-bytes



Countermeasure Result (Random Masking): CPA with HD model







Figure: correlation vs number of traces for last round CPA with HD model. The figure suggests that none of the sub-bytes could be recovered

Countermeasure Result (Random Masking): CPA with HD model








Figure: Attack output vs sample for subkey guesses

Figure: partial guessing entropy vs. number of traces for last round CPA with HD model

Attempted Countermeasure: Approach 3 (Frequency Randomization)



- Before sending to AES, the clock frequency is randomized with the help of an LFSR.
- This desynchronizes the power traces > more complicated DPA attack.




Fig: Block Level Diagram of our Countermeasure

Attempted Countermeasure: Approach 3 (Frequency Randomization)



 AND chain is implemented in such a way that it doesn't cause setup and hold violation.




Fig: Schematic of our proposed method.




Fault Injection Attacks

Threat Model for Fault Injection



- Clock glitch insertion
 - Setup-time and hold-time violations
 - Early latching
- Differential Fault Analysis (DFA)
- Extraction of secret key of crypto modules.
- Assumptions-
 - Unlimited physical access to the design.
 - Complete knowledge of the design's functionality.
 - Complete control over the timing, duration and position of a clock glitch.



Simple Fault Analysis



- Attack on Crypto IP
 - Fault Injection
 - Fault Propagation
 - Simple Mathematical Analysis
 - Direct Extraction of key
- Example
 - Assertion of done signal after 1st round of AES by a fault injection.
 - Propagation of the 1st round value to the cipher output.

```
state\_reg\_1 = plaintext \oplus key

ciphertext = state\_reg\_1

key = plaintext \oplus ciphertext
```


Differential Fault Analysis (DFA)



- Attack on Crypto Modules
 - Fault Injection
 - Fault Propagation
 - Faulty Cipher
 - Analysis on the faulty cipher and original cipher.
 - Extraction of key.
- Example
 - A single-bit fault at the input to the AES 10th round helps to extract a byte of 10th round key.

DFA on AES (10th round)





$$C = ShiftRows(SubBytes(M^9)) \oplus K^{10}$$

$$C_{ShiftRow(i)} = SubByte(M_i^9) \oplus K_{ShiftRow(i)}^{10}$$

$$D_{ShiftRow(j)} = SubByte(M_j^9 \oplus e_j) \oplus K_{ShiftRow(j)}^{10}$$


$$D_{ShiftRow(i)} = SubByte(M_i^9) \oplus K_{ShiftRow(i)}^{10}$$

$$C_{ShiftRow(i)} \oplus D_{ShiftRow(i)} = 0$$

$$C_{ShiftRow(j)} \oplus D_{ShiftRow(j)} = SubByte(M_j^9) \oplus SubByte(M_j^9 \oplus e_j)$$


Fault Injection Attack on AES





Fault Injection Attack on AES (Cont.)





Experimental Result for DFA



Fixed Key 0x3243f6a8885a308d313198a2e0370734 10th Round's Key 0xcbf39708ac73d39523cf94af518317ac

Plaintext1 0x54776f204f6e65204e696e6524548488
Original Cipher 0xe2f9a2d17155c1be7a894dd7a7fdc182
Faulty Cipher 0xe2f9a2d17155c1be7a894dd7a790c182
C_orig xor C_faulty 0x6d0000

Plaintext2 0x544464244f6e65204e696e652054776f
Original Cipher 0x5b5c8b518cf0dd3f0f425c3a7139abc6
Faulty Cipher 0x5b5c8b518cf0ddd50f425c3a026babc6
C_orig xor C_faulty 0xea0000000073520000


```
Analysis of the possible search space
82 0xee 8a 0x83 8 6d 1
a4 0xb4 a6 0xd9 2 6d 1
e0 0x1c f0 0x71 10 6d 1
3d 0x1e 3f 0x4c 2 52 1
41 0xba 51 0xe8 10 52 1
c0 0x83 c8 0xd1 8 52 1
c7 0xff e7 0xad 20 52 1
Key search space for Plaintext1
['0xee', '0x83', '0xb4', '0xd9', '0x1c', '0x71']
Key search space for Plaintext2
['0x1e', '0x4c', '0xba', '0xe8', '0x83', '0xd1', '0xff', '0xad']
key byte
['0x83']
```



Fault Injection Countermeasures

Fault Injection Countermeasures





- Spatial countermeasures:
 - Multiple instances of the same implementation placed in the silicon.
 - After each computation, the outputs from all the instances are compared.
 - If there is a mismatch, fault injection has occurred.
 - Incurs two to three-fold overhead, based on the number of instantiations implemented.

Fault Injection Countermeasures cont'd



- Temporal Countermeasures:
 - Same operation is performed on the same implementation multiple times, and the outputs are compared.
 - If there is a mismatch, a fault attack has occurred.
 - Minimal area overhead, but timing becomes slower.
- Comparison between countermeasures:

Spatial Countermeasures	Temporal Countermeasures
Two to three-fold area overhead, but no timing overhead.	High timing overhead, but minimal area overhead.
Suitable for high-speed circuits where area requirement is not much of a concern.	Suitable for slower mobile devices where timing requirement is not stringent, but area requirement is.

Conclusion



- Various Power Side-Channel Analysis was attempted on the provided AES module
- CPA and ML-based attacks were successful in retrieving the secret key
- Successfully injected fault through clock glitch, and generated threat model environment for DFA
- However, due to low observability of the hardware environment, key extraction through DFA is incomplete
- Multiple countermeasures are discussed that can make the cryptographic module robust against side-channel attacks

Thank You!



