

MD KAWSER BEPARY

[Website] [LinkedIn] [GitHub] [Google Scholar]

Email : mdkawser.bepary@ufl.edu

Mobile : +1-256-417-9343

Address: Gainesville, FL, USA

EDUCATION

- **University of Florida** Gainesville, FL
Doctor of Philosophy (Ph.D.) in Electrical and Computer Engineering Jan 2021 - Dec 2025 (Expected)
Advisor: Prof. Mark Tehranipoor CGPA: **3.95/4.00**
- **The University of Alabama in Huntsville** Huntsville, AL
Master of Science (M.Sc.) in Computer Engineering Aug 2019 - Dec 2020
Advisor: Prof. M. Tauhidur Rahman CGPA: **3.71/4.00**
- **Bangladesh University of Engineering and Technology (BUET)** Dhaka, Bangladesh
Bachelor of Science (B.Sc.) in Electrical and Electronic Engineering Jul 2014 - Oct 2018
CGPA: **3.51/4.00**

EXPERIENCE

- **Florida Institute for Cybersecurity (FICS) Research, University of Florida** Gainesville, FL
Graduate Research Assistant Jan 2021 - Current
 - Developing a GNN-based power and EM side-channel leakage modeling framework at the pre-silicon stage, enhancing the security of cryptographic designs against physical attacks.
 - Designing an EM-based side-channel disassembler to reconstruct executed instructions in microcontrollers, contributing to secure embedded systems analysis.
 - Developed a novel PMU-based approach for detecting cpu workloads and mitigating cache side-channel vulnerabilities to counter speculative execution attacks.
 - Implemented an automated CAD toolflow to evaluate physical-design aware EM side-channel vulnerability at gate-level, enabling fast security sign-off at pre-silicon.
 - Developed a python-based framework to estimate the IP and SoC-level resiliency against power side-channel threats at RTL as part of a DARPA-funded project in collaboration with Synopsys.
- **Synopsys Inc.** Sunnyvale, CA
Graduate Technical Intern (Security IP Team), Solutions Group May 2023 - Dec 2023
 - Developed embedded applications for secure boot, TLS communication, and cryptographic services as part of DARPA-funded AISS (Automatic Implementation of Secure Silicon) project.
 - Implemented ASCON lightweight cryptographic application for embedded firmware encryption and authentication as part of secure boot protocol.
 - Integrated ASCON authenticated encryption and hashing hardware module to the Synopsys security engine subsystem and implemented a masking scheme for side-channel resiliency.
- **Department of ECE, University of Florida** Gainesville, FL
Graduate Teaching Assistant - Intro to Hardware Security and Trust Aug 2022 - Dec 2022
 - Managed the assignments, projects, and exams and developed tutorials on commercial EDA tools for VLSI design, synthesis, functional and security verification.
- **Department of ECE, The University of Alabama in Huntsville** Huntsville, AL
Graduate Research Assistant Aug 2019 - Dec 2020
 - Developed open-source API-based C++ scripts to interface commercial DDR3 DRAM chips deployed on a Xilinx ML605 FPGA board to execute read/write operations with configurable timing parameters.
 - Performed device aging under stress conditions for DRAM modules and analyzed bit-flips due to retention error to explore reliability issues, security vulnerabilities and generate robust signatures.
- **Department of ECE, The University of Alabama in Huntsville** Huntsville, AL
Graduate Teaching Assistant - Computer Organization, Intro to Computer Architecture Aug 2020 - Dec 2020
 - Assisted 100+ graduate/undergraduate students with grading homework, quizzes, projects, and exams on concepts of computer organization, architecture, memory hierarchy, assembly language, and MIPS ISA.

TECHNICAL SKILLS

- **Programming Languages:** Python, C/C++, Rust, Verilog, VHDL, SystemVerilog, Assembly (RISC-V/MIPS)
- **Electronic Design Automation Tools:** Synopsys Design Compiler, VCS, Verdi, Xilinx Vivado, Modelsim, Cadence Innovus, PrimeTime, JasperGold
- **Scripting:** Tcl/Tk, Unix Shell, Bash, Make, CMake, Perl
- **Data Analysis & Machine Learning:** Scikit-learn, Tensorflow, Keras, PyTorch
- **Other Software and Tools:** Linux, Git, PAPI, gem5, multi2sim, Perforce, Latex, Minitab

PUBLICATIONS

- **MK Bepary**, T Zhang, J Zhou, F Rahman, F Farahmandi, M Tehranipoor, "Towards Efficient Gate-Level Electromagnetic Side-Channel Leakage Modeling and Vulnerability Assessment," Journal of Hardware and Systems Security, 2024. (Under Review)
- **MK Bepary**, T Zhang, F Farahmandi and M Tehranipoor. "PreSCAN: A Comprehensive Review of Pre-Silicon Physical Side-Channel Vulnerability Assessment Methodologies." Chips 3, no. 3 (2024). ([link](#))
- T Rahman, **MK Bepary**, MSUI Haque, M Tehranipoor and F Rahman, "Design and Security-Mitigation of Custom and Configurable Hardware Cryptosystems," 2023 IEEE 16th Dallas Circuits and Systems Conference (DCAS), Denton, TX, USA, 2023, pp. 1-6. ([link](#))
- **MK Bepary**, F Rahman, F Farahmandi, and M Tehranipoor. "Security Assessment and Modeling of EM Side-channel Leakage at Gate-Level." in Annual GOMACTech Workshop 2023, USA.
- B Ahmed, **MK Bepary**, N Pundir, M Borza, et al. "Quantifiable Assurance: From IPs to Platforms." Cryptology ePrint Archive (2021). ([link](#))
- Contributed to a book chapter titled "*A Survey on CAD for Power Side-Channel Detection*" for the book "*Farimah Farahmandi et al., CAD for Hardware Security, Springer, 2023.*"
- **MK Bepary**, BMSB Talukder, and MT Rahman. "DRAM Retention Behavior with Accelerated Aging in Commercial Chips." Applied Sciences 12, no. 9 (2022): 4332. ([link](#))

POSTER PRESENTATIONS

- Presented a poster titled "*Quantitative Assessment of Power Side-channel Vulnerability at Pre-silicon Stages*" on 2023 Florida Semiconductor Week, Gainesville, FL. (Jan 2023) ([link](#))
- Presented a poster titled "*Electromagnetic Side-Channel Leakage Modeling and Security Assessment at Pre-Silicon Stages*" on 2022 Trusted and Assurance Microelectronics (TAME) Forum, Columbus, OH. (Sep 2022) ([link](#))

RELEVANT COURSEWORK

- **Computer Engineering:** Computer Architecture, System-on-Chip Design, Reconfigurable Computing, VLSI HDL/Modeling, Advanced Computer Architecture, Parallel Programming, Advanced VLSI
- **Hardware Security:** Hardware Security and Trust, CAD for Hardware Security Verification, Advanced Hardware Security, Cybersecurity Engineering
- **Machine Learning:** Data Mining, Intro to Machine Learning, Probability and Statistics, Linear Algebra

SELECTED ACADEMIC PROJECTS

- **System-on-Chip (SoC) Design:** Implemented a SoC hardware design using MicroBlaze processor, peripheral IP integration (AXI, APB), bus protocol (APB), and developed baremetal C applications. (2023)
- **Convolution and DRAM DMA on FPGA:** Developed a custom hardware implementation of 1-D Time-Domain Convolution operation and DRAM DMA interface on Zedboard to improve performance using parallelism.(2024)
- **Implementation of FPGA Pong Game:** Implemented the hardware design of the VGA controller for monitor and Pong Game controller on a Xilinx FPGA using MicroBlaze processor and I/O peripherals. (2023)
- **Property-based security verification of an RSA controller:** Implemented security properties with SystemVerilog assertions to verify an RSA controller design on Cadence Jasper. (2021)
- **Deep-learning based hand-written character recognition:** Developed a deep convolutional neural network pipeline along with data pre-processing and augmentation techniques using python keras and scikit-learn libraries to classify images of hand-written characters with 98.07% accuracy. (2022) ([github](#))
- **Performance analysis of cache replacement policies:** Implemented different cache replacement policies (LRU, pseudo-LRU, FIFO, random, MRU, LFU, etc.) on x86 architecture using Gem-5 simulator to analyze the performance improvement on benchmark programs. (2020)

HONORS AND AWARDS

- 1st Place in 2022 IEEE HOST Microelectronics Security Challenge ([github](#)), 2022 IEEE HOST Travel Grant, Undergrad Dean's List (2015), Education Board Merit Scholarship (Secondary and Higher Secondary).