


SIMR: Single Instruction Multiple Request Processing for Energy-Efficient Data Center Microservices

Mahmoud Khairy*, Ahmad Alawneh, Aaron Barnes, and Timothy G. Rogers
Purdue University

Datacenter Power Breakdown



Datacenter Power Breakdown (from Google)

CPU Power Breakdown

25-45% of datacenter power is consumed in CPU's instruction supply (frontend & OoO)


1 Application, Million of Users



Private Datacenter



"Similar" Request-Level Parallelism
1000s of independent requests are all running the same code



Key Observation #1: Single Program Multiple Data (SPMD) are abundant in the datacenters

Server Workloads on GPU's

- Key Idea: Exploit SPMD by batching requests and run them on GPU's Single Instruction Multiple Thread (SIMT) or CPU's SIMD
- Advantage: Significant energy efficiency (throughput/watts) vs multi-threaded CPU
- Drawbacks:
 - (1) Hindering programmability (C++/PHP vs CUDA/OpenCL)
 - (2) Limited system calls support
 - (3) High service latency (10-6000x)
 - GPUs tradeoff single threaded optimizations (OoO, speculative execution, etc.) in favor of excessive multithreading
 - In SIMD, relying on branch predicates & fine grain context

Rhythm: Harnessing Data Parallel Hardware for Server Workloads

Sandeep R Agrawal

Duke University

Sandeep@cs.duke.edu

Duke University

Duke University

pistol@cs.duke.edu

Duke University

pangjun@cs.duke.edu

John Tran David Tarjan * Alvin R Lebeck NVIDIA NVIDIA Duke University johntran@nvidia.com alvy@cs.duke.edu

Rhythm, ASPLOS 2014

MemcachedGPU: Scaling-up Scale-out Key-value Stores

Tayler H. Hetherington
The University of British Columbia
taylerh@ece.ubc.ca

Mike O'Connor NVIDIA & UT-Austin moconnor@nvidia.com Tor M. Aamodt
The University of British Columbia
aamodt@ece.ubc.ca

MemcachedGPU, SoCC 2015

ispc: A SPMD Compiler for High-Performance CPU Programming

Matt Pharr Intel Corporation matt.pharr@intel.com William R. Mark Intel Corporation william.r.mark@intel.com

ispc, InPar 2012

Recall: GPUs and SIMDs were designed to execute data parallel portion (i.e., loops) not the entire application


"Slower but energy-efficient wimpy cores only win for general data center workloads if their singlecore speed is reasonably close to that of mid-range brawny cores"

Up to 2x slower latency should be tolerated by data center providers



Urs Hölzle Google SVP

Off-Chip BW Scaling



Key Observation #2: There is available headroom to increase on-chip throughput (thread count) in the foreseeable future.

How to increase on-chip throughput of CPU?

Direction#1 (industry standard): Add more Chiplets + Cores + SMT



• Direction#2 (this work): Move to SIMT




- More energy efficient (throughput/watts)
- Cost-effective (throughput/area)
- Better scalability


"Let's bring SIMT efficiency to the CPU world!"

SIMT Efficiency


CPU Multi-Core with Simultaneous Multi-Threading



Request Processing Unit (RPU)
SIMT+OoO Architecture



SIMR System Overview



CPU vs GPU vs RPU

Metric	CPU	GPU	RPU
Core model	000	In-Order	000
Programming	General-Purpose	CUDA/OpenCL	General-Purpose
ISA	x86/ARM	HSAIL/PTX	x86/ARM
System Calls Support	Yes	No	Yes
Thread grain	Coarse grain	Fine grain	Coarse grain
Threads per core	Low (1-8)	Massive (2K)	Moderate (8-32)
Thread model	SMT	SIMT	SIMT
Consistency	Variant	Weak+NMCA*	Weak+NMCA*
Interconnect	Mesh/Ring	Crossbar	Crossbar


The RPU takes advantage of the latency optimizations and programmability of the CPU

& SIMT efficiency and memory model scalability of the GPU

^{*}NMCA: non-multi copy atomicity

RPU's Challenges


- Control Divergence
 - Challenge: Control divergence with high latency path
 - Solution: System-level batch split
- Memory Divergence
 - Challenge: Cache contention & bank conflicts
 - Solution: Batch tuning, stack/memory coalescing and SIMR-aware memory allocation
- Larger execution units & cache resources
 - Challenge: Higher instruction execution & L1 hit latency
 - Solution: Exploit low IPC and less generated traffic





RPU's Challenges

- Control Divergence
 - Challenge: Control divergence with high latency path
 - Solution: System-level batch split




- Mer
 - Read more details in the paper on how we address these challenges
 - Schatton. Daten turning, stack courcients and SIMR-aware memory allocation




- Larger execution units & cache resources
 - Challenge: Higher instruction execution & L1 hit latency
 - Solution: Exploit low IPC and less generated traffic

SIMT Control Efficiency




Notes: (1) Batch Size = 32 & #batches=75, (2) System Calls are not traced, (3) SIMT Eff = scalar-instructions / (batch-instructions * batch-size), (4) fine-grain locking are assumed. Other assumptions are included in the paper.

Efficiency and Service Latency Results (Simulation)



Efficiency and Service Latency Results (Simulation)




Summary

• Request Similarity is abundant in the data center.

• We start with <u>OoO CPU</u> design and augment it with <u>SIMT execution</u> to maximize chip utilization and exploit the similarity.


 We co-design the software stack to support <u>batching</u> and awareness of SIMT execution.

SIMT efficiency is high in the open-source microservices we study.




μSuite: A Benchmark Suite for Microservices

We are very interested in evaluating SIMT control efficiency in proprietary production microservices.




Thank You! Q&A?

Instruction level parallelism (ILP) & Thread level parallelism (TLP)



Data level parallelism (DLP)



Request level parallelism (RLP)

