Cycle-level Simulation of Pipelined CPU   **August 2021 – December 2021**

- Created state machine, u-arch, and ISA support for interrupts, exceptions, virtual memory, and pipelining
- Programmed two-pass assembler, simulator of LC3-B u-arch/ISA in C, and developed framework in Python building simple tests