

www.locuz.com

Intel oneAPI Series - Deep Dive (Live Demo and Hands-on): oneAPI and DPC++ on Intel DevCloud

Presented By: Mandeep Kumar

intel®



Converge to the Cloud

Agenda


- Overview of Intel oneAPI and Data Parallel C++
- Introduction to the Intel DevCloud
- Setup of Intel DevCloud and JupyterLab Environment
- DPC++ Program Structure
- Demonstration of Intel VTune Profiler on Intel DevCloud
- Demonstration of Intel DPC++ Compatibility Tool on Intel DevCloud

Learning Objectives

- Articulate how oneAPI can help to solve the challenges of programming in a heterogeneous world
- Understand the DPC++ language and programming model
- Profile a DPC++ application using Intel VTune Profiler on Intel DevCloud
- Learn how to migrate CUDA code to Data Parallel C++ using the Intel DPC++ Compatibility tool


Programming Challenges for Multiple Architectures

- Growth in specialized workloads
- Variety of data-centric hardware required
- Separate programming models and toolchains for each architecture are required today
- Software development complexity limits freedom of architectural choice



Introducing oneAPI

- Cross-architecture programming that delivers freedom to choose the best hardware
- Based on industry standards and open specifications
- Exposes cutting-edge performance features of latest hardware
- Compatible with existing high-performance languages and programming models including C++, OpenMP, Fortran, and MPI




oneAPI Industry Initiative: Break the Chains of Proprietary Lock-in

- A cross-architecture language based on C++ and SYCL standards
- Powerful libraries designed for acceleration of domain-specific functions
- Low-level hardware abstraction layer
- **Open to promote community and industry collaboration**
- **Enables code reuse across architectures and vendors**



The productive, smart path to freedom for accelerated computing from the economic and technical burdens of proprietary programming models



Data Parallel C++: Standards-based, Cross-architecture Language

Parallelism, productivity and performance for CPUs and Accelerators

- Delivers accelerated computing by exposing hardware features
- Allows code reuse across hardware targets, while permitting custom tuning for specific accelerators
- Provides an open, cross-industry solution to single architecture proprietary lock-in


Based on C++ and SYCL

- Delivers C++ productivity benefits, using common, familiar C and C++ constructs
- Incorporates SYCL from the Khronos Group to support data parallelism and heterogeneous programming

Community Project to drive language enhancements

- Provides extensions to simplify data parallel programming
- Continues evolution through open and cooperative development

Apply your skills to the next innovation, not rewriting software for the next hardware platform



The open source and Intel DPC++/C++ compiler supports Intel CPUs, GPUs, and FPGAs. Codeplay announced a [DPC++ compiler that targets Nvidia GPUs](#).



Intel oneAPI Toolkits

A complete set of proven developer tools expanded from CPU to XPU



Intel® oneAPI Base Toolkit

Native Code Developers



A core set of high-performance tools for building C++, Data Parallel C++ applications & oneAPI library-based applications

Add-on Domain-specific Toolkits

Specialized Workloads



Intel® oneAPI Tools for HPC

Deliver fast Fortran, OpenMP & MPI applications that scale



Intel® oneAPI Tools for IoT

Build efficient, reliable solutions that run at network's edge



Intel® oneAPI Rendering Toolkit

Create performant, high-fidelity visualization applications


Toolkits powered by oneAPI

Data Scientists & AI Developers



Intel® AI Analytics Toolkit


Accelerate machine learning & data science pipelines with optimized DL frameworks & high-performing Python libraries





Intel® Distribution of OpenVINO™ Toolkit

Deploy high performance inference & applications from edge to cloud

Transition from Parallel Studio XE with no Disruption




Transition from Parallel Studio XE with no Disruption



Transition from Parallel Studio XE with no Disruption


Transitioning to new Editions




"Licensing" / Usage Enforcement



Customer Transition to oneAPI



Upgrade Promotion Offers




Intel oneAPI Toolkits Free Availability

Get Started Quickly

Code Samples, Quick-start Guides, Webinars, Training

software.intel.com/oneapi




oneAPI Available on: Intel DevCloud

A development sandbox to develop, test and run workloads across a range of Intel CPUs, GPUs, and FPGAs using Intel's oneAPI software.

Get Up & Running In Seconds!

software.intel.com/devcloud/oneapi

A promotional graphic for Intel DevCloud. It features a dark blue background with the 'intel DevCloud' logo and a cloud icon with a small square trail. Below this, a light blue rectangular box contains a list of benefits, each preceded by a horizontal line. The benefits are: '1 Minute to Code', 'No Hardware Acquisition', 'No Download, Install or Configuration', 'Easy Access to Samples & Tutorials', and 'Support for Jupyter Notebooks, Visual Studio Code'.

intel DevCloud

- 1 Minute to Code
- No Hardware Acquisition
- No Download, Install or Configuration
- Easy Access to Samples & Tutorials
- Support for Jupyter Notebooks, Visual Studio Code

Create an Intel DevCloud Account

software.intel.com/devcloud/oneapi

Create an Intel® DevCloud Account

Sign up for immediate access to the latest Intel technology without downloads or hardware setup.

[Intel Employee? Create account here](#)

All fields are required except any fields specifically marked as optional.

Basic Contact Information

First Name

Last Name

Email Address

Username

Password

Confirm Password

Country/Region

Next Step

More About you

Terms and Conditions

Basic Contact Information

More About you

What is your purpose for using Intel® Devcloud (Select all that apply)

☐ HPC Workloads

☐ AI Training

☐ AI Inference

Business or Institution Name

What type of user are you?

Communication Subscriptions

Subscribe to optional email updates from Intel

☐ Select all subscriptions below

☐ Developer Zone Newsletter

☐ Edge Software Hub Product Communication

☐ Programmable Logic Product Announcements

☐ Programmable Logic Newsletters

Basic Contact Information

More About you

Terms and Conditions

☐ I have read and accept the Intel® DevCloud Agreement

By submitting this form, you are confirming you are an adult 18 years or older and you agree to share your personal information with Intel to stay connected to the latest Intel technologies and industry trends by email and telephone. You can unsubscribe at any time. Intel's web sites and communications are subject to our [Privacy Notice](#) and [Terms of Use](#).

Submit



Subject: Intel® DevCloud Account Confirmation - Email Verification

Thank you for registering for an Intel® DevCloud Account.

Please verify your email address by clicking the link below. The link will expire in 5 days.

[Verify your email](#)

Your password should be protected as confidential. Your use of the password and Intel's websites are governed by Intel's Terms and Conditions of Use linked from the bottom of each respective site's web pages.

If you have any questions, please [contact us](#).

To manage your profile, including available marketing subscriptions, please visit [My Intel](#).

Please DO NOT reply to this e-mail message. This is an automated response.
To ensure that you continue receiving our e-mails, please add us to your address book.

Intel is committed to protecting your privacy. For more information, please see the [Intel Privacy Notice](#).



[Legal Information](#) | [Trademarks](#) © Intel Corporation. All rights reserved.

*Other names and brands may be claimed as the property of others.

**Intel is not responsible for content of sites outside our intranet sites.

Subject: Welcome to Intel® DevCloud

Your Intel® DevCloud account has been activated! You are now able to develop, test, and run your workloads across a range of Intel® CPUs, GPUs, FPGAs and Edge Devices using the latest Intel® software.

Access a variety of tools to get started by visiting <https://software.intel.com/devcloud>

Your access to Intel DevCloud expires on

You can [extend your access](#) within 30 days of expiration. For your privacy, your account and data will be deleted upon expiration, so make sure to backup any data you wish to preserve before then.

Thank you for using Intel® DevCloud.

Access a variety of tools to get started

devcloud.intel.com/oneapi

intel PRODUCTS SUPPORT SOLUTIONS DEVELOPERS PARTNERS Sign In Enroll

Software / Tools / DevCloud / oneAPI

Intel® DevCloud for oneAPI

Overview Get Started Documentation Forum

Announcements

[VIEW ALL ANNOUNCEMENTS >](#)

- > Jun 9, 2021 ***New* SSH Configuration Change is Required** — A recent DNS change now requires users to update their SSH configuration. Please search and replace **devcloud.intel.com** with **ssh.devcloud.intel.com** in your SSH config file to avoid any conne...
- > Mar 15, 2021 **DevCloud Maintenance on March 25, 2021** — Intel DevCloud may be unavailable from 7:00 am to 1:00 pm UTC (12:30 PM midnight to 6:30 PM IST) on March 25, 2021 due to network service maintenance.
- > Feb 1, 2021 **Intel® Iris® Xe MAX GPU is now available** — Intel is on a journey to bring the industry a redefined discrete graphics product, read more about it [here](#). As a result, we have released the first of these discrete GPUs into the Intel DevCloud for your use – th...

The Intel DevCloud is a development sandbox to learn about programming cross architecture applications with OpenVino, High Level Design (HLD) tools – oneAPI, OpenCL, HLS – and RTL.

[Get Free Access](#)
[Sign in](#)

Test Performance on CPU, GPU, and FPGA Architectures

CPU:

- Intel® Xeon® Scalable 6128 processors
- Intel® Xeon® Scalable 8256 processors
- Intel® Xeon® E-2176 P630 processors (with Intel® Graphics Technology)

GPU:

- Intel® Xeon® E-2176 P630 processors (with Intel® Graphics Technology)
- Intel® Iris® Xe MAX

FPGA:

- Intel® Arria® 10 FPGAs
- Intel® Stratix® 10 FPGAs


What You Get

- Free access to Intel® oneAPI toolkits and components and the latest Intel® hardware
- 220 GB of file storage
- 192 GB RAM
- 120 days of access (extensions available)
- Terminal Interface (Linux*)
- Microsoft Visual Studio® Code integration
- Remote Desktop for Intel® oneAPI Rendering Toolkit

Why oneAPI?

- Freedom of choice for accelerated computing across multiple architectures: CPU, GPU, and FPGA
- An open alternative to proprietary lock-in
- Data Parallel C++ (DPC++)—an open, standards-based evolution of ISO C++ and Khronos SYCL*
- Optimized libraries for API-based programming
- Advanced analysis and debug tools
- CUDA* source code migration
- Additional support for OpenCL and RTL development on FPGA nodes



Choose your Connection Method



Setup of Intel DevCloud and JupyterLab Environment

Launch Jupyterlab and select Terminal

jupyter.oneapi.devcloud.intel.com



Get an Account


Quickly create an account to start using DevCloud today.

[Register now for Intel® DevCloud](#)

With an **Intel® DevCloud** account, you can:

- › Evaluate the latest software without downloading
- › Access the latest compute technology with no setup

Registration is simple and quick.



Connect with Linux/macOS SSH Client

devcloud.intel.com/oneapi/documentation/connect-with-ssh-linux-macos/

The screenshot shows the Intel DevCloud for oneAPI documentation page. The header includes the Intel logo and navigation links: PRODUCTS, SUPPORT, SOLUTIONS, DEVELOPERS, and PARTNERS. A user is signed out (u40840) with an expiration date of 01/31/2022. The main navigation bar shows 'Software / Tools / DevCloud / oneAPI'. The page title is 'Intel® DevCloud for oneAPI' with sub-links: Overview, Get Started, Documentation, and Forum. A search bar is present. The left sidebar contains links: 'Connect to the DevCloud', 'Download & Configure Third Party Dependencies', 'Connect with Cygwin', 'Connect with VSCode', 'Connect with Linux/macOS SSH', and 'How to use the DevCloud'. The main content area is titled 'Connect with Linux/macOS SSH Client' and explains that users can access the cluster using SSH. It provides 'Option 1: Automated Configuration' with a link to 'Download setup-devcloud-access-40840.txt'. Below this, two terminal snippets are shown: 1. Downloading the script: `[myname@myhomecomputer] $ bash ~/Downloads/setup-devcloud-access-40840.txt`. 2. Cleaning up for security: `[myname@myhomecomputer] $ rm ~/Downloads/setup-devcloud-access-40840.txt`.

The screenshot shows the terminal output of the SSH connection process. It starts with the command `ssh devcloud` from the user `[myname@myhomecomputer]`. The output shows the host's fingerprint and a warning to add it to the known hosts list. The user is prompted to answer 'yes' to continue connecting. The terminal output shows the user is logged in as `[u40840@login-2]`. The user then types `logout` and the connection is closed. The next time the user logs in, they only need to type `ssh devcloud` and the last login time is shown as `Tue Jan 3 11:54:11 2017 from 10.5.0.7`. Below this, the 'Transferring Files' section shows how to copy files from the local machine to the login node using `scp /path/to/local/file devcloud:/path/to/remote/directory/` and how to copy files back using `scp devcloud:/path/to/remote/file /path/to/local/directory/`.

A Complete DPC++ Program

Single source

- Host code and heterogeneous accelerator kernels can be mixed in same source files

Familiar C++

- Library constructs add functionality, such as:

Construct	Purpose
queue	Work targeting
malloc_shared	Data management
parallel_for	Parallelism

Host code

Accelerator device code

Host code

```
#include <CL/sycl.hpp>
constexpr int N=16;
using namespace sycl;
int main() {
    queue q;
    int *data = malloc_shared<int>(N, q);
    q.parallel_for(N, [=](auto i) {
        data[i] = i;
    }).wait();
    for (int i=0; i<N; i++) std::cout << data[i] << "\n";
    free(data, q);
    return 0;
}
```

SYCL Classes

Device

- The **device** class represents the capabilities of the accelerators in a oneAPI system.
- The device class contains member functions for **querying information about the device**, which is useful for DPC++ programs where multiple devices are created.
- The function **get_info** gives information about the device:

```
queue q;  
device my_device = q.get_device();  
std::cout << "Device: " << my_device.get_info<info::device::name>() << std::endl;
```


Device Selector

- The **device_selector** class enables the runtime selection of a particular device to execute kernels based upon user-provided heuristics.
- The following code sample shows use of the standard device selectors (**default_selector**, **cpu_selector**, **gpu_selector**...) and a derived **device_selector**

```
default_selector selector;  
// host_selector selector;  
// cpu_selector selector;  
// gpu_selector selector;  
queue q(selector);  
std::cout << "Device: " << q.get_device().get_info<info::device::name>() << std::endl;
```

Queue

- A queue **submits command groups** to be executed by the SYCL runtime
- Queue is a mechanism where work is submitted to a device.
- A Queue map to one device and multiple queues can be mapped to the same device.

```
queue q;  
  
q.submit([&](handler& h) {  
    // COMMAND GROUP CODE  
});
```

Choosing Where Device Kernels Run

Work is submitted to queues

- Each queue is associated with exactly one device (e.g. a specific GPU or FPGA)
- You can:
 - Decide which device a queue is associated with (if you want)
 - Have as many queues as desired for dispatching work in heterogeneous systems

Create queue targeting any device:	<code>queue();</code>
Create queue targeting a pre-configured classes of devices:	<code>queue(cpu_selector{});</code> <code>queue(gpu_selector{});</code> <code>queue(intel::fpga_selector{});</code> <code>queue(accelerator_selector{});</code> <code>queue(host_selector{});</code> Always available
Create queue targeting specific device (custom criteria):	<code>class custom_selector : public device_selector {</code> <code>int operator()(..... // Any logic you want!</code> <code>...</code> <code>queue(custom_selector{});</code>

Kernel

- The kernel class encapsulates methods and data for executing code on the device when a command group is instantiated
- Kernel object is not explicitly constructed by the user
- Kernel object is constructed when a kernel dispatch function, such as `parallel_for`, is called

```
q.submit([&](handler& h) {  
    h.parallel_for(range<1>(N), [=](id<1> i) {  
        A[i] = B[i] + C[i]);  
    });  
});
```

DPC++ language and runtime

- DPC++ language and runtime consists of a set of C++ classes, templates, and libraries
- **Application scope** and **command group scope**:
 - Code that executes on the host
 - The full capabilities of C++ are available at application and command group scope
- **Kernel scope**:
 - Code that executes on the device.
 - At kernel scope there are limitations in accepted C++

Parallel Kernels

- Parallel Kernel allows multiple instances of an operation to execute in parallel.
- Useful to offload parallel execution of a basic **for-loop** in which each iteration is completely independent and in any order.
- Parallel kernels are expressed using the **parallel_for** function

for-loop in CPU application

```
for(int i=0; i < 1024; i++){  
    a[i] = b[i] + c[i];  
});
```



Offload to accelerator using **parallel_for**

```
h.parallel_for(range<1>(1024), [=](id<1> i){  
    A[i] = B[i] + C[i];  
});
```

Basic Parallel Kernels

The functionality of basic parallel kernels is exposed via range, id and item classes

- **range** class is used to describe the iteration space of parallel execution
- **id** class is used to index an individual instance of a kernel in a parallel execution
- **item** class represents an individual instance of a kernel function, exposes additional functions to query properties of the execution range

```
h.parallel_for(range<1>(1024), [=](id<1> idx){  
    // CODE THAT RUNS ON DEVICE  
});
```


```
h.parallel_for(range<1>(1024), [=](item<1> item){  
    auto idx = item.get_id();  
    auto R = item.get_range();  
    // CODE THAT RUNS ON DEVICE  
});
```

ND-Range Kernels

Basic Parallel Kernels are easy way to parallelize a for-loop **but does not allow** performance optimization at hardware level.

ND-Range kernel is another way to express parallelism which enable **low level performance tuning** by providing access to local memory and mapping executions to compute units on hardware.

- The entire iteration space is divided into smaller groups called **work-groups**, work-items within a work-group are scheduled on a single compute unit on hardware.
- The grouping of kernel executions into work-groups will allow control of **resource usage** and **load balance** work distribution.



ND-Range Kernels

The functionality of nd_range kernels is exposed via `nd_range` and `nd_item` classes

```
h.parallel_for(nd_range<1>(range<1>(1024), range<1>(64)), [=](nd_item<1> item){
    auto idx = item.get_global_id();
    auto local_id = item.get_local_id();
    // CODE THAT RUNS ON DEVICE
});
```

global size work-group size

- `nd_range` class represents a grouped execution range using global execution range and the local execution range of each work-group.
- `nd_item` class represents an individual instance of a kernel function and allows to query for work-group range and index.

Buffer Memory Model

Buffers: Encapsulate data in a SYCL application

- Across both devices and host!

Accessors: Mechanism to access buffer data

- Create data dependencies in the SYCL graph that order kernel executions

```
queue q;
std::vector<int> v(N, 10);
{
    buffer buf(v);
    q.submit([&](handler& h) {
        accessor a(buf, h, write_only);
        h.parallel_for(N, [=](auto i) { a[i] = i; });
    });
}
for (int i = 0; i < N; i++) std::cout << v[i] << " ";
```

DPC++ Code Anatomy

- oneAPI programs require the include of `CL/sycl.hpp`
- It is recommended to employ the namespace statement to save typing repeated references into the `sycl` namespace

```
#include <CL/sycl.hpp>  
using namespace sycl;
```

DPC++ Code Anatomy

```
void dpcpp_code(int* a, int* b, int* c) {  
    // Setting up a DPC++ device queue  
    queue q;  
    // Setup buffers for input and output vectors  
    buffer buf_a(a, range<1>(N));  
    buffer buf_b(b, range<1>(N));  
    buffer buf_c(c, range<1>(N));  
    //Submit Command group function object to the queue  
    q.submit([&](handler &h){  
        //Create device accessors to buffers allocated in global memory  
        accessor A(buf_a, h, read_only);  
        accessor B(buf_b, h, read_only);  
        accessor C(buf_c, h, write_only);  
        //Specify the device kernel body as a lambda function  
        h.parallel_for(range<1>(N), [=](auto i){  
            C[i] = A[i] + B[i];  
        });  
    });  
}
```

Kernel invocations
are executed in
parallel

Kernel is invoked for
each element of the
range

Kernel invocation has
access to the
invocation id

Done!

The results are copied to vector `c` at `buf_c` buffer destruction

Step 1: create a device queue
(developer can specify a device type via
device selector or use default selector)

Step 2: create buffers
(represent both host and
device memory)

Step 3: submit a command for (asynchronous)
execution

Step 4: create buffer accessors to
access buffer data on the device

Step 5: send a kernel (lambda) for
execution

Step 6: write a kernel

Custom Device Selector

- The following code shows derived **device_selector** that employs a device selector heuristic. The selected device prioritizes a GPU device because the integer rating returned is higher than for CPU or other accelerator.

```
#include <CL/sycl.hpp>
using namespace cl::sycl;
class my_device_selector: public device_selector {
public:
    int operator()(const device& dev) const override {
        int rating = 0;
        if (dev.is_gpu() & (dev.get_info<info::device::name>().find("Intel") != std::string::npos))
            rating = 3;
        else if (dev.is_gpu()) rating = 2;
        else if (dev.is_cpu()) rating = 1;
        return rating;
    };
};
int main() {
    my_device_selector selector;
    queue q(selector);
    std::cout << "Device: " << q.get_device().get_info<info::device::name>() << std::endl;
    return 0;
}
```

Hands-on Coding on Intel DevCloud

Intel VTune Profiler: DPC++ Profiling - Tune for CPU, GPU & FPGA

Analyze Data Parallel C++ (DPC++)

See the lines of DPC++ that consume the most time

Tune for Intel CPUs, GPUs & FPGAs

Optimize for any supported hardware accelerator

Optimize Offload

Tune OpenMP offload performance

Wide Range of Performance Profiles


CPU, GPU, FPGA, threading, memory, cache, storage...

Supports Popular Languages

DPC++, C, C++, Fortran, Python, Go, Java, or a mix

The screenshot shows the Intel VTune Profiler interface with the 'Source' tab selected. It displays a list of C++ code lines with their corresponding execution statistics. The legend indicates that yellow bars represent 'GPU Instructions Executed by Instruction T...' and blue bars represent 'Control Flow'. The code lines are as follows:


Line	Source	GPU Instructions Executed by Instruction T...
158	<code>dx = ptr[j].pos[0] - ptr[i].pos[0];</code>	75,002,500
159	<code>dy = ptr[j].pos[1] - ptr[i].pos[1];</code>	12,500,000
160	<code>dz = ptr[j].pos[2] - ptr[i].pos[2];</code>	12,500,000
161		
162	<code>distanceSqr = dx*dx + dy*dy + dz*dz;</code>	87,500,000
163	<code>distanceInv = 1.0 / sqrt(distanceSqr);</code>	12,500,000
164		
165	<code>ptr[i].acc[0] += dx * G * ptr[j].ma</code>	162,503,750
166	<code>ptr[i].acc[1] += dy * G * ptr[j].ma</code>	150,000,000
167	<code>ptr[i].acc[2] += dz * G * ptr[j].ma</code>	150,000,000



Hands-on Intel VTune Profiler on Intel DevCloud

Intel DPC++ Compatibility Tool: Minimizes Code Migration Time

- Assists developers migrating code written in CUDA to DPC++ once, generating **human readable** code wherever possible
- ~80-90% of code typically migrates automatically
- Inline comments are provided to help developers finish porting the application



Hands-on Intel DPC++ Compatibility Tool on Intel DevCloud



Thanks!

