

**MINISTRY OF EDUCATION AND SCIENCE OF UKRAINE**

**NATIONAL TECHNICAL UNIVERSITY OF UKRAINE**

**" IHORY SIKORSKY KYIV POLYTECHNIC INSTITUTE"**

**A. M. Sergiyenko**

**A. A. Molchanova**

# **CAD of computer systems**

**Lab Work 1**

**Arithmetic and Logic Unit**

**Kulubecioglu Mehmet**

**Class Number 12**

**IM-14 FIOT**


**Kyiv**

**IHORY SIKORSKY KYIV POLYTECHNIC INSTITUTE**

**2024**


## 1. and\_gate.vhd

**Description:** This file defines the behavior of an AND gate. It takes two std\_logic input signals and produces an output, which is the logical AND of the inputs. This serves as a basic digital logic gate in the design.




## 2. nor\_gate.vhd

**Description:** This file defines the behavior of a NOR gate. It performs a logical NOR operation on two input signals. The output is 1 when both inputs are 0, and 0 in all other cases.




### 3. add\_module.vhd

**Description:** This file defines a module that performs the addition of two numbers. It takes two std\_logic\_vector inputs, adds them, and produces the sum along with a carry-out (if any).




#### 4. addc\_module.vhd

**Description:** This module performs addition with carry. It adds two numbers and a carry-in bit, and computes the sum and carry-out. This is typically used in sequential addition operations or ALUs.




## 5. sub\_module.vhd

**Description:** This file defines a module that calculates the difference between two numbers. The subtraction operation is performed on binary numbers, and the result is provided at the output.




## 6. sra\_module.vhd

**Description:** This module performs a shift right arithmetic (SRA) operation. It shifts the bits of a number to the right, and the arithmetic shift ensures the sign bit is preserved for signed numbers.



## 7. flo\_module.vhd

**Description:** This file defines a module that can be used for floating-point operations or other specialized floating-point calculations. It contains functions to handle floating-point arithmetic in the design.



## 8. testbench.vhd


**Description:** This file contains the testbench module used to verify the correctness of the design. The testbench provides input values to the design and checks the expected outputs. It reports any errors or inconsistencies in the design.



```
SRA_Module.vhd X FLO_Module.vhd X Compilation Report - Lab1_Proje X Lab1_Top.vhd X
267 268
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity Lab1_Top is
5     Port (
6         A : in STD_LOGIC; -- Giriş 1
7         B : in STD_LOGIC; -- Giriş 2
8         LED : out STD_LOGIC -- Çıkış (LED'e bağlanacak)
9     );
10 end Lab1_Top;
11
12 architecture Structural of Lab1_Top is
13     signal Y : STD_LOGIC; -- AND_Gate modülünden gelen sinyal
14
15     -- AND_Gate modülünü bildir
16     component AND_Gate
17     Port (
18         A : in STD_LOGIC;
19         B : in STD_LOGIC;
20         Y : out STD_LOGIC
21     );
22 end component;
23 begin
24     -- AND_Gate modülünü bağla
25     U1: AND_Gate
26     Port map (
27         A => A,
28         B => B,
29         Y => Y
30     );
31
32     -- LED çıkışını Y sinyaline bağla
33     LED <= Y;
34 end Structural;
35
```


```
SRA_Module.vhd X FLO_Module.vhd X Compilation Report - Lab1_Proje X Lab1_Top.vhd X Lab1_Top_tb.vhd X
267 268
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity Lab1_Top_tb is
5     end Lab1_Top_tb;
6
7 architecture Behavioral of Lab1_Top_tb is
8     -- Test edilecek modülü çağır
9     component Lab1_Top
10     Port (
11         A : in STD_LOGIC;
12         B : in STD_LOGIC;
13         LED : out STD_LOGIC
14     );
15 end component;
16
17 -- Test sinyalleri
18 signal A, B : STD_LOGIC;
19 signal LED : STD_LOGIC;
20
21 begin
22     -- Test edilen modül ile bağlantı
23     UUT: Lab1_Top
24     Port map (
25         A => A,
26         B => B,
27         LED => LED
28     );
29
30 -- Test vektörleri
31 process
32 begin
33     -- Test 1: A=0, B=0
34     A <= '0'; B <= '0';
35     wait for 10 ns;
36     -- Test 2: A=0, B=1
37     A <= '0'; B <= '1';
38     wait for 10 ns;
39     -- Test 3: A=1, B=0
40     A <= '1'; B <= '0';
41     wait for 10 ns;
42     -- Test 4: A=1, B=1
43     A <= '1'; B <= '1';
44     wait for 10 ns;
45
46     wait;
47 end process;
48 end Behavioral;
49
```

## 10-Compilation Report





## 11. de0\_nano\_soc\_baseline.v



**Description:** This file defines the main structure and the top-level module of the project. It integrates all the sub-modules in the FPGA design and manages the input/output connections, such as the LED outputs and signals like FPGA\_CLK.




## 12- I added the code files to my del sim




## 13- I compiled




## 14- simulation



## 15- I added waves



## 16- end



### 1. What is the functional purpose of the ALU?

- The ALU (Arithmetic Logic Unit) is a digital circuit responsible for performing arithmetic and logical operations. Arithmetic operations include addition, subtraction, multiplication, etc., and logical operations include AND, OR, NOT, etc.

### 2. How is the ALU operating mode controlled?

- The operating mode of the ALU is typically controlled by control signals (or opcodes) that specify the operation to be performed. These signals are fed into the ALU and select one of the predefined operations based on the logic encoded in the ALU's design.

### 3. What is the principle of operation of the basic elements used in FPGAs?

- FPGAs use basic elements such as logic gates, flip-flops, and multiplexers to implement digital circuits. These elements are configured using a hardware description language (like VHDL or Verilog) and can be reprogrammed to perform various functions. The principle of operation is based on configuring the FPGA's programmable logic blocks to perform the desired functions.

### 4. What is the VHDL package for?

- A VHDL package is used to define reusable components or functions in VHDL. It can include declarations of data types, constants, subprograms (functions and procedures), and components, making it easier to share common elements between different VHDL designs.

## **5. Purpose of entity declaration in VHDL.**

- The entity declaration in VHDL defines the external interface of a design unit, including its input and output ports. It specifies the name, port names, and their types, but does not describe the internal behavior.

## **6. Why are generic variables needed in VHDL?**

- Generic variables allow for the parametrization of a VHDL design. They enable the designer to define constants that can vary at compile-time, making the design more flexible and reusable. For example, they could represent the width of a bus or the size of an array.

## **7. What parts does a VHDL entity description consist of?**

- A VHDL entity description consists of the entity declaration and its associated architecture. The entity declaration defines the name, port names, and types, while the architecture describes the internal structure or behavior of the entity.

## **8. What is the structure of a VHDL architecture description?**

- The architecture description defines how an entity behaves or is structured internally. It can include concurrent or sequential statements, signal assignments, component instantiations, and process blocks, depending on the desired behavior of the design.

## **9. How are bit vectors declared?**

## **10. How are libraries connected to a VHDL project?**

- Libraries are connected to a VHDL project using the library and use clauses. The library clause specifies the library to use, and the use clause specifies the packages or entities within that library that are required by the design. For example:

```
library IEEE;
use IEEE.std_logic_1164.all;
```

## **11. What is data flow style programming?**

- Data flow style programming in VHDL describes the system behavior based on how data flows through the design rather than how control or state is managed. In this style, concurrent signal assignments express the relationship between signals directly.

## 12. How to insert a component in VHDL?

A component in VHDL is inserted by declaring the component, then instantiating it within the architecture. The component declaration defines its interface, and the instantiation provides the necessary connections. Example:

```
component AND_GATE
port (A, B : in std_logic; Y : out std_logic);
end component;
```

```
U1 : AND_GATE port map (A => signal_a, B => signal_b, Y => output);
```

## 13. What is the difference between positional and named binding?

**Positional binding** connects actual parameters to formal parameters in the order in which they appear. Example:

```
component AND_GATE
port (A, B : in std_logic; Y : out std_logic);
end component;
```

```
U1 : AND_GATE port map (A => signal_a, B => signal_b, Y => output);
```

**Named binding** explicitly names each signal, offering more flexibility and readability. Example:

```
U1 : AND_GATE port map (A => signal_a, B => signal_b, Y => output); -- Named
```

## 14. What is structural style programming?

- Structural style programming in VHDL involves creating designs by connecting pre-defined components. It models the system as a composition of smaller modules, where the components are instantiated and interconnected within the architecture.

## 15. What is the programming style for synthesis?

- The synthesis programming style focuses on describing hardware in a way that can be directly mapped to physical hardware. It typically involves a combination of **structural** and **behavioral** programming, with an emphasis on concurrency and hardware-friendly constructs, such as signal assignments and processes.

## 16. How do parallel and sequential operators differ?

- **Parallel operators** (e.g., concurrent signal assignments) allow operations to occur simultaneously, while sequential operators (e.g., in a process block) execute instructions in a specific order. Sequential operations happen step by step, one after the other.

- **17. What are the differences between a signal and a VHDL variable?**
- **Signal:** Represents hardware connections in VHDL, with a continuous value that can be updated over time.
- **Variable:** Represents temporary storage used within a process or procedure, with immediate value updates.

## 18. What are the functions of a testbench in VHDL?

- A **testbench** is used to simulate the behavior of a VHDL design and verify its correctness. It provides stimulus (inputs) to the design and checks the expected outputs, ensuring that the design works as intended.

## 19. What is a VHDL behavioral model?

- A **behavioral model** in VHDL describes the functionality of a design without specifying its internal structure. It focuses on **how** the design behaves (e.g., using processes, if-else statements) rather than **how** it is physically implemented.

## 20. Why can logic circuits be described in the data flow style, but register circuits cannot?

- Logic circuits are typically combinational, and data flow style is ideal for describing how signals propagate and interact in a parallel fashion. However, **register circuits** (which involve state) require a more explicit description of sequential behavior, making the register-based circuits more suited for **sequential** descriptions.

## 21. What hardware elements represent type conversion functions?

- Type conversion functions in VHDL typically use functions or type casting. For example, converting between `std_logic` and `bit` or `std_logic_vector` can be done using predefined VHDL functions like `to_bit` or `to_unsigned`.

## 22. What does the VHDL concatenation function do and how is it marked?

The **concatenation function** in VHDL is used to combine two or more signals or values into a single vector. It is marked using the `&` operator. Example:

```
signal a, b : std_logic_vector(3 downto 0);
signal result : std_logic_vector(7 downto 0);
result <= a & b; -- Concatenates 'a' and 'b'
```