Formal Methods – An Appetizer

Chapter 8: Concurrency

Flemming Nielson, Hanne Riis Nielson: Formal Methods – An Appetizer.

ISBN 9783030051556, Springer 2019.

FormalMethods.dk

An Abstraction Mechanism

Concurrency

A system often consists of a number of processes that execute in parallel and interact with one another by exchanging information.

The processes may interact via shared variables.

The processes may communicate over channels.


- asynchronous communication
- synchronous communication
- broadcast communication

Challenge

How does this change our notion of semantics?

The memory model is changed to record the configurations of all the processes (and channels).

FormalMethods.dk/par4fun



8.1 Shared Variables

Flemming Nielson, Hanne Riis Nielson: Formal Methods – An Appetizer.


ISBN 9783030051556, Springer 2019.

FormalMethods.dk

Example: Mutual Exclusion Algorithm

```
Bakery Algorithm (FMp110)
 par do true \rightarrow
              x_1 := x_2 + 1;
               if x_2 = 0 \lor x_1 < x_2 \rightarrow
                     critical section<sub>1</sub>
              fi;
              x_1 := 0
       od
       do true \rightarrow
              x_2 := x_1 + 1;
               if x_1 = 0 \lor x_2 < x_1 \rightarrow
                     critical section<sub>2</sub>
               fi;
              x_2 := 0
       od
 rap
```

Two processes want to access a shared resource; however only one is allowed to do so at a time.



Semantics For Shared Variables

Program Graphs

We construct n disjoint program graphs, one for each process of par $C_1 \cap \cdots \cap C_n$ rap.

Configurations

We keep track of a node q_i for each process and the shared memory σ : $\langle q_1 \cdots q_n; \sigma \rangle$

Execution Step (FM p 110)

Whenever (q_o^i, α, q_o^i) is an edge in one of the program graphs then we have an execution step

$$\langle q^1 \cdots q_{\circ}^i \cdots q^n; \sigma \rangle \stackrel{\alpha}{\Longrightarrow} \langle q^1 \cdots q_{\bullet}^i \cdots q^n; \sigma' \rangle$$
 if $\mathcal{S}[\![\alpha]\!] \sigma = \sigma'$

FormalMethods.dk/par4fun (FM p 110, 111)

Use the tool to construct an execution sequence for the Bakery Algorithm. Experiment with redoing some of the non-deterministic choices. Can you find an execution sequence where the values of the two variables \mathbf{x}_1 and \mathbf{x}_2 become arbitrarily large?

Hands On: Peterson's Algorithm

```
Peterson's Algorithm (FM p 112)
 par do true \rightarrow
           b_1 := 1; x := 2;
           if x = 1 \lor b_2 = 0 \rightarrow
                 crit := 1
           fi;
           b_1 := 0
      od
      do true \rightarrow
           b_2 := 1; x := 1;
           if x = 2 \lor b_1 = 0 \rightarrow
                 crit := 2
           fi;
           b_2 := 0
      od
 rap
```

FormalMethods.dk/par4fun (FM p 112)

Use the tool to construct an execution sequence for Peterson's algorithm.

Convince yourself that the two processes cannot be in a configuration where they both can update the variable **crit**.

Swop the first two assignments in each of the processes to have $\mathbf{x}:=2$; $\mathbf{b_1}:=1$ and $\mathbf{x}:=1$; $\mathbf{b_2}:=1$, respectively.

Use the tool to construct an execution sequence leading to a configuration where both processes can update the variable crit in their next step.

8.2 Asynchronous Communication

Flemming Nielson, Hanne Riis Nielson: Formal Methods – An Appetizer.
ISBN 9783030051556, Springer 2019.

FormalMethods.dk

Channel Communication

Multiplexer Scenario Producer1 in1 out1 Consumer1 Mux ch Demux Producer2 in2 out2 Consumer2

Output And Input

- cla: outputs the value of a on the channel c.
- c?x: inputs a value on the channel c and assigns it to x.

```
Multiplexer Mux (FMp112)

loop in<sub>1</sub>?x \rightarrow ch!(2 * x)

[] in<sub>2</sub>?x \rightarrow ch!(2 * x + 1)


pool
```

Output and input may be used as commands and as guards within a non-terminating version of the do · · · od command called loop · · · pool.


Program Graphs For Channel Communication


Guarded Command For Mux And

```
Demux (FMp112)
 par
       loop in<sub>1</sub>?x \rightarrow
                   ch!(2*x)
               in_2?x \rightarrow
                   ch!(2 * x + 1)
      pool
       loop ch?y \rightarrow
                 if (y \text{ rem } 2) = 0 \rightarrow
                      out_1!(y div 2)
                  [] (y rem 2) = 1 \rightarrow
                      \operatorname{out}_2!(y-1 \operatorname{div} 2)
                 fi
       pool
 rap
```





Construction Of Program Graphs






Output and input may only occur in guards in if \cdots fi and loop \cdots pool commands.







Asynchronous Semantics

Channels are Buffers

- c!a places the value of a in the buffer for c
- c?x obtains a value from the buffer of c (and assigns it to x)

The Semantic Domain (FM p 115)

• For variables:

For channels:

$$\sigma \in \mathsf{Mem} = \mathsf{Var} \to \mathsf{Int}$$

 $\kappa \in \mathsf{Buf} = \mathsf{Chan} \to \mathsf{Int}^*$

$$\mathcal{S}_{\mathsf{B}}\llbracket \cdot \rrbracket : \mathsf{Act} \to (\mathsf{Mem} \times \mathsf{Buf} \hookrightarrow \mathsf{Mem} \times \mathsf{Buf})$$

$$\mathcal{S}_{\mathsf{B}} \llbracket c! a \rrbracket (\sigma, \kappa) = \left\{ \begin{array}{ll} (\sigma, \kappa \llbracket c \mapsto \vec{z} :: z' \rrbracket) & \text{if } z' = \mathcal{A} \llbracket a \rrbracket \sigma \text{ and } \kappa(c) = \vec{z} \\ \text{undefined} & \text{otherwise} \end{array} \right.$$

$$\mathcal{S}_{\mathsf{B}} \llbracket c?x \rrbracket (\sigma,\kappa) = \left\{ \begin{array}{ll} (\sigma[x \mapsto z'], \kappa[c \mapsto \vec{z}]) & \text{if } \kappa(c) = z' :: \vec{z} \text{ and } x \in \mathsf{dom}(\sigma) \\ \mathsf{undefined} & \mathsf{otherwise} \end{array} \right.$$

$$\mathcal{S}_{\mathsf{B}} \llbracket x := \mathsf{a} \rrbracket (\sigma, \kappa) = \left\{ \begin{array}{ll} (\sigma[x \mapsto z], \kappa) & \text{if } z = \mathcal{A} \llbracket \mathsf{a} \rrbracket \sigma \text{ and } x \in \mathsf{dom}(\sigma) \\ \mathsf{undefined} & \mathsf{otherwise} \end{array} \right.$$

Semantics For Asynchronous Communication

Program Graphs

We construct n disjoint program graphs, one for each process of par $C_1 \ [] \cdots \ [] \ C_n \ rap.$

Configurations (FMp116)

We keep track of a node q_i for each process as well as the shared memory σ and the channel buffers κ :

$$\langle q_1 \cdots q_n; \sigma, \kappa \rangle$$

Execution Step

Whenever (q_o^i, α, q_o^i) is an edge in one of the program graphs then we have an execution step

$$\langle q^1 \cdots q_{\circ}^i \cdots q^n; \sigma, \kappa \rangle \stackrel{\alpha}{\Longrightarrow} \langle q^1 \cdots q_{\bullet}^i \cdots q^n; \sigma', \kappa' \rangle$$

if
$$S_B[\![\alpha]\!](\sigma,\kappa) = (\sigma',\kappa')$$

Alternative Semantics (FM p 117)

This semantics assumes that the buffers can have arbitrary size. An alternative is to put a positive bound k on the size of the buffers.

Hands On: Asynchronous Multiplexer Scenario

FormalMethods.dk/par4fun (FM p 116)

Use the tool to construct an execution sequence for the multiplexer scenario. Inially you may assume that the buffer for in_1 is [1,2,3] and that the one for in_2 is [2,4,6] while the other channels have empty buffers.

$\begin{array}{c} \mathsf{Producers} \\ \mathsf{loop} \ \mathsf{in}_1! \mathsf{u}_1 \to \\ \mathsf{u}_1 := \mathsf{u}_1 + 2 \\ \mathsf{pool} \\ \\ \mathsf{loop} \ \mathsf{in}_2! \mathsf{u}_2 \to \\ \mathsf{u}_2 := \mathsf{u}_2 + 2 \\ \mathsf{pool} \end{array}$

Extend the system with processes for the producers. Construct execution sequences from a memory where \mathbf{u}_1 and \mathbf{u}_2 are initialised to 1 and 2, respectively, and where all buffers are empty.

Experiment with different choices of buffer size; what differences do you observe?

Extend the system with processes for the consumers and repeat the above experiments.

8.3 Synchronous Communication

Flemming Nielson, Hanne Riis Nielson: Formal Methods – An Appetizer.
ISBN 9783030051556, Springer 2019.

FormalMethods.dk

Synchronous Communication

Multiplexer Scenario Producer1 in1 ch Demux Producer2 in2 out2 Consumer2

Another Communication Mechanism

If one process is ready to do an output and another process is ready to do an input over the same channel, then they can perform a joint action exchanging the value.

Changes To The Semantics

- We do not need the buffers
- We need a mechanism for two processes to perform a joint action

The syntax and the construction of program graphs are as before. The configurations have the form $\langle q_1 \cdots q_n; \sigma \rangle$.

Hands On: Synchronous Multiplexer Scenario

```
Mux And Demux (FM p 117)
   loop in<sub>1</sub>?x \rightarrow
               ch!(2*x)
    П
           in_2?x \rightarrow
               ch!(2 * x + 1)
   pool
   loop ch?y \rightarrow
             if (y rem 2) = 0 \rightarrow
                  out_1!(y div 2)
              [] (y rem 2) = 1 \rightarrow
                  \operatorname{out}_2! (y - 1 \operatorname{div} 2)
             fi
   pool
```

```
Producers And Consumers (i=1,2)
\begin{array}{c} \mathsf{loop} \ \mathsf{in}_i! \mathsf{u}_i \to \mathsf{u}_i := \mathsf{u}_i + 1 \\ \mathsf{pool} \end{array}
\begin{array}{c} \mathsf{loop} \ \mathsf{out}_i? \mathsf{z}_i \to \mathsf{skip} \\ \mathsf{pool} \end{array}
```

FormalMethods.dk/par4fun (FM p 118)

Use the tool with the synchronous semantics to construct execution sequences for the system.

Discuss the difference between the synchronous semantics and the asynchronous semantics where all buffers have length 1.

Synchronous Semantics

Individual Execution Step (FM p 118)

Whenever (q_o^i, α, q_o^i) is an edge in one of the program graphs and α is of the form skip, x := a or b then we have an execution step

$$\langle q^1 \cdots q_{\circ}^i \cdots q^n; \sigma \rangle \stackrel{\alpha}{\Longrightarrow} \langle q^1 \cdots q_{\bullet}^i \cdots q^n; \sigma' \rangle$$
 if $\mathcal{S}_{\mathsf{B}}[\![\alpha]\!](\sigma) = \sigma'$

Synchronous Execution Step (FM p 118)

Whenever $(q_o^i, c!a, q_\bullet^i)$ and $(q_o^j, c?x, q_\bullet^j)$ are edges distinct program graphs (so $i \neq j$) then we have an execution step

$$\langle q^1 \cdots q_{\circ}^i \cdots q_{\circ}^j \cdots q^n; \sigma \rangle \stackrel{\text{cla}(x)}{\Longrightarrow} \langle q^1 \cdots q_{\bullet}^i \cdots q_{\bullet}^j \cdots q^n; \sigma' \rangle$$

if
$$\sigma' = \sigma[x \mapsto z]$$
 where $z = A[a]\sigma$

If one process is ready to do an output c!a and another process is ready to do an input c!x over the same channel c, then they can perform a joint action c!a!x exchanging the value.

8.4 Broadcast and Gather

Flemming Nielson, Hanne Riis Nielson: Formal Methods – An Appetizer. ISBN 9783030051556, Springer 2019.


Formal Methods.dk

Broadcast And Gather

Generalisation to allow more than one sender and more than one receiver in communications.

Broadcast $c!!_k a$ (FM p 119)


 $c !!_k a$ outputs to all processes ready to do an input on c (using c?); at least k processes must be to do so as otherwise the action is stuck.



Gather $c ??_k Ax$ (FM p 119)

 $c ??_k Ax$ inputs from all processes able to do an output on the channel c (using c!); at least k processes must be able to do so as otherwise the action is stuck.

The values received are placed in the array A; x equals the number of values received.



Example: A Controller And 16 Sensors (FM p 120)

A Scenario Exploiting Broadcast And Gather

A controller uses 16 sensors to measure temperature, pressure and humidity.

```
\texttt{par SENSOR}_0 \, [] \, \cdots \, [] \, \texttt{SENSOR}_{15} \, [] \, \texttt{CONTROL rap}
```

CONTROL

```
\begin{split} &\text{req}\,!!_{10}\,\text{temp}\,;\\ &\text{rep}\,??_{10}\,\text{A}\,\text{x}\,;\\ &\text{i} := 0\,;\\ &\text{s} := 0\,;\\ &\text{do}\,\,\text{i} < \text{x} \to\\ &\text{s} := \text{s} + \text{A[i]}\,;\\ &\text{i} := \text{i} + 1\\ &\text{od}\,;\\ &\text{avg} := \text{s}/\text{x} \end{split}
```

The controller requests at least 10 sensors to report their measurements and computes the average of the (at least 10) responses.

```
	ext{SENSOR}_i
	ext{loop}
	ext{req?t}_i 	o 	ext{rep!Reg}_i[t_i]
	ext{true} 	o \cdots 	ext{update Reg}_i \cdots
	ext{pool}
```