

Lab 03 - Vivado

[GitHub repository](#)

Table with connections

Our used connection

Port	Connected to	FPGA pin
a_i[0]	SW[0]	J15
a_i[1]	SW[1]	L16
b_i[0]	SW[2]	M13
b_i[1]	SW[3]	R15
c_i[0]	SW[4]	R17
c_i[1]	SW[5]	T18
d_i[0]	SW[6]	U18
d_i[1]	SW[7]	R13
sel_i[0]	SW[14]	U11
sel_i[1]	SW[15]	V10
f_o[0]	LED[0]	H17
f_o[1]	LED[1]	K15

Development board connection

Name	FPGA pin	FPGA package pin name
SW[0]	IO_L24N_T3_RS0_15	J15
SW[1]	IO_L3N_T0_DQS_EMCCLK_14	L16
SW[2]	IO_L6N_T0_D08_VREF_14	M13
SW[3]	IO_L13N_T2_MRCC_14	R15
SW[4]	IO_L12N_T1_MRCC_14	R17
SW[5]	IO_L7N_T1_D10_14	T18
SW[6]	IO_L17N_T2_A13_D29_14	U18
SW[7]	IO_L5N_T0_D07_14	R13
SW[8]	IO_L24N_T3_34	T8

Name	FPGA pin	FPGA package pin name
SW[9]	IO_25_34	U8
SW[10]	IO_L15P_T2_DQS_RDWR_B_14	R16
SW[11]	IO_L23P_T3_A03_D19_14	T13
SW[12]	IO_L24P_T3_35	H6
SW[13]	IO_L20P_T3_A08_D24_14	U12
SW[14]	IO_L19N_T3_A09_D25_VREF_14	U11
SW[15]	IO_L21P_T3_DQS_14	V10
Name	FPGA pin	FPGA package pin name
LED[0]	IO_L18P_T2_A24_15	H17
LED[1]	IO_L24P_T3_RS1_15	K15
LED[2]	IO_L17N_T2_A25_15	J13
LED[3]	IO_L8P_T1_D11_14	N14
LED[4]	IO_L7P_T1_D09_14	R18
LED[5]	IO_L18N_T2_A11_D27_14	V17
LED[6]	IO_L17P_T2_A14_D30_14	U17
LED[7]	IO_L18P_T2_A12_D28_14	U16
LED[8]	IO_L16N_T2_A15_D31_14	V16
LED[9]	IO_L14N_T2_SRCC_14	T15
LED[10]	IO_L22P_T3_A05_D21_14	U14
LED[11]	IO_L15N_T2_DQS_DOUT_CSO_B_14	T16
LED[12]	IO_L16P_T2_CSI_B_14	V15
LED[13]	IO_L22N_T3_A04_D20_14	V14
LED[14]	IO_L20N_T3_A07_D23_14	V12
LED[15]	IO_L21N_T3_DQS_A06_D22_14	V11

2-bit wide 4-to-1 multiplexer

VHDL architecture

```
architecture Behavioral of mux_2bit_4to1 is
begin
    f_o <= a_i when (sel_i = "00") else
        b_i when (sel_i = "01") else
```

```

        c_i when (sel_i = "10") else
        d_i;

end architecture Behavioral;

```

Testbench file

```

library ieee;
use ieee.std_logic_1164.all;

-----
-- Entity declaration for testbench
-----

entity tb_mux_2bit_4to1 is
    -- Entity of testbench is always empty
end entity tb_mux_2bit_4to1;

-----
-- Architecture body for testbench
-----

architecture testbench of tb_mux_2bit_4to1 is

    -- Local signals
    signal s_a      : std_logic_vector(2 - 1 downto 0);
    signal s_b      : std_logic_vector(2 - 1 downto 0);
    signal s_c      : std_logic_vector(2 - 1 downto 0);
    signal s_d      : std_logic_vector(2 - 1 downto 0);
    signal s_sel    : std_logic_vector(2 - 1 downto 0);

    signal s_f      : std_logic_vector(2 - 1 downto 0);

begin
    -- Connecting testbench signals with mux_2bit_4to1 entity (Unit Under Test)
    uut_mux_2bit_4to1 : entity work.mux_2bit_4to1
        port map(
            a_i  => s_a,
            b_i  => s_b,
            c_i  => s_c,
            d_i  => s_d,
            sel_i => s_sel,
            f_o  => s_f

        );

    -----
    -- Data generation process
    -----

    p_stimulus : process
    begin
        report "Stimulus process started" severity note;

        s_d <= "00"; s_c <= "00"; s_b <= "00"; s_a <= "00"; s_sel <= "00"; wait for 100

```

```


ns;
    s_d <= "01";s_c <= "10";s_b <= "01";s_a <= "00";s_sel <= "10";wait for 100
ns;
    s_d <= "00";s_c <= "00";s_b <= "00";s_a <= "00";s_sel <= "01";wait for 100
ns;
    s_d <= "11";s_c <= "10";s_b <= "01";s_a <= "00";s_sel <= "11";wait for 100
ns;

    report "Stimulus process finished" severity note;
    wait;
end process p_stimulus;

end architecture testbench;

```

Waveform from testbench simulation




Vivado tutorial


Project creation

1. Open "**Vivado 2020.2**" (or your installed version)
2. "**File**" -> "**Project**" -> "**New...**"


3. It will open you wizard for creating new project



4. Select your project name and project location



5. Select project type (we are using "RTL Project")




New Project

Project Type
Specify the type of project to create.

- ☒ **RTL Project**
You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.
 - ☐ Do not specify sources at this time
 - ☐ Project is an extensible Vitis platform
- ☐ **Post-synthesis Project**
You will be able to add sources, view device resources, run design analysis, planning and implementation.
 - ☐ Do not specify sources at this time
- ☐ **I/O Planning Project**
Do not specify design sources. You will be able to view part/package resources.
- ☐ **Imported Project**
Create a Vivado project from a Synplify, XST or ISE Project File.
- ☐ **Example Project**
Create a new Vivado project from a predefined template.

? < Back Next > Finish Cancel

6. Now select "Target language" and "Simulator language" as "VHDL"



New Project

Add Sources
Specify HDL, netlist, Block Design, and IP files, or directories containing those files, to add to your project. Create a new source file on disk and add it to your project. You can also add and create sources later.

Use Add Files, Add Directories or Create File buttons below

Add Files Add Directories Create File

☐ Scan and add RTL include files into project
☐ Copy sources into project
☒ Add sources from subdirectories

Target language: VHDL Simulator language: VHDL

? < Back Next > Finish Cancel

7. Skip this windows with "Next" button

New Project

Add Constraints (optional)

Specify or create constraint files for physical and timing constraints.

Use Add Files or Create File buttons below

☐ Copy constraints files into project

8. In this window get into board selection

New Project

Default Part

Choose a default Xilinx part or board for your project.

Parts **Boards**

[Reset All Filters](#)

Category: All Package: All Temperature: All

Family: All Speed: All Static power: All

Search: Q-

Part	I/O Pin Count	Available IOBs	LUT Elements	FlipFlops	Block RAMs	Ultra RAMs	DSPs	Gb Transceivers	GTPE2 Transceiv
xc7k70tffbg676-2L	676	300	41000	82000	135	0	240	8	0
xc7k70tffbg676-1	676	300	41000	82000	135	0	240	8	0
xc7k70tffbv484-3	484	285	41000	82000	135	0	240	4	0
xc7k70tffbv484-2	484	285	41000	82000	135	0	240	4	0
xc7k70tffbv484-2L	484	285	41000	82000	135	0	240	4	0
xc7k70tffbv484-1	484	285	41000	82000	135	0	240	4	0
xc7k70tffbv676-3	676	300	41000	82000	135	0	240	8	0
xc7k70tffbv676-2	676	300	41000	82000	135	0	240	8	0
xc7k70tffbv676-2L	676	300	41000	82000	135	0	240	8	0
xc7k70tffbv676-1	676	300	41000	82000	135	0	240	8	0
xc7k70tffbg484-2L	484	285	41000	82000	135	0	240	4	0

9. Choose "**Nexys A7-50T**"

Default Part
Choose a default Xilinx part or board for your project.

Parts | **Boards**

[Reset All Filters](#) [Install/Update Boards](#)

Vendor: Name: Board Rev:

Search:

Display Name	Preview	Vendor	File Version	Part	I/O Pin Count	Board Rev	Available IOBs
Nexys A7-50T		digilentinc.com	1.0	xc7a50tcs324-1L	324	D.0	210
Nexys4		digilentinc.com	1.1	xc7a100tcs324-1	324	B.1	210
Nexys4 DDR		digilentinc.com	1.1	xc7a100tcs324-1	324	C.1	210
Nexys Video		digilentinc.com	1.1	xc7a200tsbg484-1	484	A.0	285

[?](#) [< Back](#) [Next >](#) [Finish](#) [Cancel](#)

10. Now you will see project summary. Finish with clicking at "**Finish**" button

New Project Summary

- i** A new RTL project named 'Example project' will be created.
- i** No source files or directories will be added. Use Add Sources to add them later.
- i** No constraints files will be added. Use Add Sources to add them later.
- i** The default part and product family for the new project:
Default Board: Nexys A7-50T
Default Part: xc7a50tcs324-1L
Product: Artix-7
Family: Artix-7
Package: csg324
Speed Grade: -1L

VIVADO
HLX Editions


XILINX

To create the project, click Finish


[?](#) [< Back](#) [Next >](#) [Finish](#) [Cancel](#)

Adding source file


1. Open your project
2. "File" -> "Add Sources..."
3. It will open you new wizard. Select "Add or create design sources"



4. Now add source file with "Create File" button




5. Select "**VHDL**" file type and type in filename



The "Create Source File" dialog box is shown. It has a title bar with a close button (X). The main text says "Create a new source file and add it to your project." Below this, there are three fields: "File type:" with a dropdown menu set to "VHDL", "File name:" with a text box containing "example", and "File location:" with a dropdown menu set to "<Local to Project>". At the bottom left is a help icon (?), and at the bottom right are "OK" and "Cancel" buttons.


6. Now you can overview all created files



The "Add Sources" dialog box is shown. It has a title bar with a close button (X). The main text says "Add or Create Design Sources" and "Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project." Below this is a table with columns: Index, Name, Library, and Location. The table contains one row with a blue dot in the Index column, "1" in the Index column, "example.vhd" in the Name column, "xilinx_defaultlib" in the Library column, and "<Local to Project>" in the Location column. Below the table are three buttons: "Add Files", "Add Directories", and "Create File". At the bottom left are three checkboxes: "Scan and add RTL include files into project", "Copy sources into project", and "Add sources from subdirectories" (which is checked). At the bottom right are four buttons: "< Back", "Next >", "Finish", and "Cancel".

	Index	Name	Library	Location
●	1	example.vhd	xilinx_defaultlib	<Local to Project>

7. Here you can define real connection with FPGA pins



Define a module and specify I/O Ports to add to your source file.
For each port specified:
MSB and LSB values will be ignored unless its Bus column is checked.
Ports with blank names will not be written.

Module Definition

Entity name:

Architecture name:

I/O Port Definitions

+ - ↑ ↓

Port Name	Direction	Bus	MSB	LSB
	in	<input type="checkbox"/>	0	0


?

OK Cancel


Adding testbench file


1. Open your project
2. **"File"** -> **"Add Sources..."**

3. It will open you new wizard. Select "**Add or create simulation sources**"




4. Now add source file with "**Create file**" button



5. Select "**VHDL**" file type and type in filename

The "Create Source File" dialog box is shown. It has a title bar with a close button. The main text says "Create a new source file and add it to your project." with a yellow Vivado logo. There are three input fields: "File type:" with a dropdown menu set to "VHDL", "File name:" with the text "tb_example", and "File location:" with a dropdown menu set to "<Local to Project>". At the bottom left is a help icon (question mark in a circle). At the bottom right are "OK" and "Cancel" buttons.


6. Now you can overview all created files



The "Add Sources" dialog box is shown. It has a title bar with a close button. The main text says "Add or Create Simulation Sources" and "Specify simulation specific HDL files, or directories containing HDL files, to add to your project. Create a new source file on disk and add it to your project." with a yellow Vivado logo. There is a "Specify simulation set:" dropdown menu set to "sim_1". Below this is a table with columns: Index, Name, Library, and Location. The table has one row with a blue dot in the first column, Index "1", Name "tb_example.vhd", Library "xil_defaultlib", and Location "<Local to Project>". Above the table are icons for adding (+), removing (-), moving up (↑), and moving down (↓). Below the table are three buttons: "Add Files", "Add Directories", and "Create File". At the bottom left are four checkboxes: "Scan and add RTL include files into project" (unchecked), "Copy sources into project" (unchecked), "Add sources from subdirectories" (checked), and "Include all design sources for simulation" (checked). At the bottom right are four buttons: "< Back", "Next >", "Finish", and "Cancel".

	Index	Name	Library	Location
●	1	tb_example.vhd	xil_defaultlib	<Local to Project>

7. Here you can define real connection with FPGA pins



Define a module and specify I/O Ports to add to your source file.
For each port specified:
MSB and LSB values will be ignored unless its Bus column is checked.
Ports with blank names will not be written.

Module Definition

Entity name:

Architecture name:

I/O Port Definitions

+ - ↑ ↓


Port Name	Direction	Bus	MSB	LSB
	in	<input type="checkbox"/>	0	0

? OK Cancel


Adding constraints (XDC) file

1. Open your project
2. **"File"** -> **"Add Sources..."**


3. It will open you new wizard. Select "**Add or create constraints**"




4. Now add source file with "**Create file**" button




5. Select file type as "**XDC**" and type in file name (in this case same as board name)



6. Now you can overview all created files



7. Now in main window open this created file and type pin definition in editor window. You can also copy .xdc file from board manufacturer



Running simulation

- 1. Open your project
- 2. If you have setup design sources and testbench files, you can run simulation

