

A

B

C





D

A










B


C

D




Document name: Power.SchDoc		Sheet: 2 of 5	
Project name: PowerAmplifierLowSlewRate.PrjPCB			
Author:	Michał Kowalik	Date/Time: 08.11.2018 01:00:51	Revision: 0.1
Designer:	dr inż. Piotr Otfinowski		





Document name:	FirsStageAmplifier.SchDoc	Sheet:	4 of 5
Project name:	PowerAmplifierLowSlewRate.PrjPCB		
Author:	Michał Kowalik	Date/Time:	08.11.2018 01:00:51
Designer:	dr inż. Piotr Otfinowski	Revision:	0.1



Document name:	ThirdStageAmplifier.SchDoc	Sheet:	5 of 5
Project name:	PowerAmplifierLowSlewRate.PrjPCB		
Author:	Michał Kowalik	Date/Time:	08.11.2018 01:00:51
Designer:	dr inż. Piotr Otfinowski	Revision:	0.1