<div align="center">

Integrated Systems Architecture
Lab2 Report

Marco Andorno 247222
Michele Caon
Matteo Perotti 251453
Giuseppe Sarda

November 13, 2018

</div>

1 Comparison between different combinations of adders and multipliers

2 MBE based Multiplier with Roorda's approach and Dadda Tree

Let's suppose to have a multiplication to be done between two numbers **x** and **y**.

- **x** is the multiplicand

- **y** is the multiplier

- k_x is the parallelism of **x**

- k_x^I is the number of bits representing the **I**nteger part of **x**

- k_x^F is the number of bits representing the **F**ractional part of **x**

- k_y is the parallelism of **y**

- k_y^I is the number of bits representing the **I**nteger part of **y**

- k_y^F is the number of bits representing the **F**ractional part of **y**

We want to perform the multiplication with the **MBE-radix4** encoded version of the multiplier **y**. This shrewdness allow us to reduce the number of partial products by half: indeed **y** is encoded with k_y' symbols in $\{\pm 2, \pm 1, 0\}$.

$$k_y' = \lceil \frac{k_y}{log_2(r)} \rceil = \lceil \frac{k_y}{2} \rceil \tag{1}$$

It's possible to MBE-encode a number in radix4 simply taking $\lceil \frac{k_y}{2} \rceil$ 1-bit overlapping triplets of it. If we consider **y** represented as a sequence of bits $y_{(k_y-1)}y_{(k_y-2)} \cdots y_1 y_0$ with the **LSB** in position **0**, then for correctly encoding **y** we must add a y_{-1} bit fixed at **0** to complete the first

f_{max} [MHz]		Adder		
		rpl	cla	pparch
Multiplier	csa	285.7	287.4	285.7
	pparch	431.0	684.9	689.7

Table 1: Maximum frequency

Area [µm²]		Adder		
		rpl	cla	pparch
Multiplier	csa	20987.4	21113.5	20978.1
	pparch	15282.8	15408.8	15273.5

Table 2: Total area

Power [µW]		Adder		
		rpl	cla	pparch
Multiplier	csa	120.1	120.1	120.1
		3.1	3.1	3.1
	pparch	3815	3816	3816
		43.5	43.5	43.5

Table 3: Dynamic and leakage power

triplet. If k_y is odd then it will be added a bit y_{k_y} to complete also the last one.
The encoded multiplier is then represented by the string of symbols

$$Y_{(\lceil \frac{k_y}{2} \rceil - 1)} Y_{(\lceil \frac{k_y}{2} \rceil - 2)} \dots Y_1 Y_0 \tag{2}$$

chosen from the set $\{\pm 2, \pm 1, 0\}$ wrt the following table The product is now between $\mathbf{x}$ and $\mathbf{Y}$ the MBE-radix4 encoded version of $\mathbf{y}$. Each partial product between a symbol of $\mathbf{Y}$ and $\mathbf{x}$ is performed using a multiplexer: two of the three bits which encode a symbol are used as control lines for the mux which can let pass either $\mathbf{0}$, or $\mathbf{x}$, or $\mathbf{2x}$. The other encoding bit is asserted only if the symbol is negative and it is used to complement the partial product. Moreover it will be added to the LSB of its partial product, to ensure a correct 2's complement negation. This way it's easy to obtain all the possible partial product: $\mathbf{0}$, $\mathbf{x}$, $\mathbf{-x}$, $\mathbf{-2x}$ and $\mathbf{2x}$.

Since the entire operation has to last one clock cycle all the partial products are obtained in parallel by the same number of encoding circuits and multiplexers. The derived tree is thought as a Dadda Tree and the number of FA is reduced simplifying the extended sign bits as proposed in [?]. We have $\lceil \frac{k_y}{2} \rceil$ partial products to be compressed to only two terms with a Dadda Tree of CSA. The situation is the following: Since we are not working with full precision, we can do not consider the first k_y^I MSBs, because they do not impact on the others. The k_y^F LSBs are on the contrary fundamental because of the carry of the sums in which they are involved. As Roorda highlighted, the bits of sign-extension can be thought as a series of $\mathbf{1}$ if the complement of the sign bit is added in its original position. This leads to a further optimization, because each column of $\mathbf{1}$, starting from the rightmost one, can be simplified in advance knowing that

$$\begin{cases} ? & 1 \\ ? & 1 \end{cases} \implies \begin{cases} ? & 0 \\ ? & 0 \\ 1 & 0 \end{cases} \tag{3}$$

$y_{n+1}y_ny_{n-1}$	Y_n
000	0
001	1
010	1
011	2
100	-2
101	-1
110	-1
111	0

and

$$\begin{cases} ? & 1 \\ ? & a \end{cases} \implies \begin{cases} ? & \bar{a} \\ ? & 0 \\ a & 0 \end{cases} \tag{4}$$

At the end we have the first row in which there is a string of "**10**", followed by a sequence of "**1** $\bar{p}^i_{k_x+1}$" and then a triplet composed of "$\bar{p}^0_{k_x+1} p^0_{k_x+1} p^0_{k_x+1}$". On the second row, under the first element $\bar{p}^0_{k_x+1}$ of this triplet, there is $\bar{p}^1_{k_x+1}$.

Design of the multiplier   In our design we have

- $k_x = k_y = 24$

- $k_x^I = k_y^I = 2$

- $k_x^F = k_y^I = 22$

- **12** partial products

- at most $\frac{k_y}{2} + 1 = 13$ elements in a single column

In a single column we can count up to 13 elements, because the MUX let pass only **x** multiplied for the absolute value of the symbol **Y**. The "negative" bit (one of the three which encode a single symbol) it has to be added to the LSB of its partial product: therefore we have 12+1 elements at most in a column. This is not so bad, because with the Dadda Tree we are still in the case of having only 5 levels of FA (13 elements in a column at most).