Design of the frontend for LEN5, a RISC-V Out-of-Order processor

Candidate: Marco Andorno Supervisor: prof. Maurizio Martina



POLITECNICO DI TORINO

Master's thesis in Electronic Engineering
Academic year 2018-2019


LEN5 overview

First Frame


Hello, world!

Frontend design


Frontend overview



PC gen stage




Instruction Fetch Unit (IFU)




Branch management


Branch Prediction Unit (BPU)




Gshare branch predictor



Branch Target Buffer (BTB)



Branch unit



BPU update actions

Prediction	Resolution	Target	Action
Taken	Taken	~	Increment 2-bit counter
		×	Increment 2-bit counter
			Update BTB entry
			Flush, go to right target
	Not taken	-	Decrement 2-bit counter
			Remove BTB entry
			Flush, go to branch PC+4
Not taken	Not taken	-	Decrement 2-bit counter
	Taken	-	Increment 2-bit counter
			Add BTB entry
			Flush, go to right target

Results