clk					
state	WAIT_ADDR			WAIT_DATA	
read_req			<u> </u>		
pc = addr		X	A0		<u> </u>
addr_valid					· V////////////////////////////////////
addr_ready					<u> </u>
data_valid					
data_ready					
data = line					L0
read done					