Digital Microelectronics

POLITECNICO DI TORINO

DIPARTIMENTO DI ELETTRONICA E TELECOMUNICAZIONI

Final Project:
Standard Cell layout of an inverter and a half-adder

Group 5:
Marco Andorno (247222)
Michele Caon (253027)
Matteo Perotti (251453)

Date: June 9, 2018

1   Introduction

The goal of this final project is to design and characterize two logic gates of a standard cell library. These are in particular an inverter whose transistors have width four times the minimum (`INV_X4` in the following), and a half adder (`HA_X1` in the following).

The design starts with the schematic drawing, using an available `.png` image as a reference, which has to be simulated as an initial condition. Then, the layout of the cell must be drawn and the parasitic elements must be extracted from it. Finally, those parasitics must be used for the final characterization in order to fill in the Liberty file of the standard cell library.

2   Inverter

2.1   Schematic

2.2   Layout

2.3   Characterization

3   Half adder

3.1   Schematic

The schematic was drawn using Virtuoso schematic editor.

3.2   Layout

Given that the layout of the half adder is quite more complex than the one of the inverter, we started by deeply analyzing the possible approaches using the pen-and-paper method. The final solution that we found consisted in sharing source/drain diffusions as much as possible, in order to minimize the area in the horizontal direction.

When actually drawing the design in Virtuoso, we made sure of running the Design Rule Checker very often, in order to avoid problems in advance.

The design started with the schematic. We tried to put the two outputs on the opposite sides of the cell, because this way the paths input-output are long $\frac{w}{2}$ at maximum, if the inputs are linked Il design stato inizialmente fatto carta e penna, guardando lo schematico disegnato. Si partiti dall'imporre che i due output fossero ai lati estremi della cella, per fare in modo che i percorsi input-output fossero al massimo circa met della dimensione orizzontale della cella. Tutto questo perch l'intenzione iniziale era quella di mettere i vias per gli input circa a met cella.

Si quindi partiti dall'uscita CO per iniziare a disegnare il layout. Abbiamo disegnato il primo nMos dell'inverter e, nell'ottica di condividere il pi possibile i sources, abbiamo piazzato il secondo

3.3   Characterization