

## Specification of the 8-bit Computer:

Clock: adjustable-speed (from less than 1Hz to a few hundred Hz). Realized up to 350Hz

RAM: Two units of (16 words  $\times$  4 bits)


ROM: (2\*32KB) for Control Unit


Instructions supported (as of now): LOAD, ADD, OUT, HLT (not Turing Complete)

*If we add unconditional jump, conditional jump; it would theoretically make it Turing Complete. Practically, it is still limited by memory, clock constraints.*

Units: RAM, Program Counter, Memory Address Register, Instruction Register, Register A, Register B, Output Register, Clock, Arithmetic Logic Unit (Only implemented Arithmetic Instruction as of now), Control Logic Unit.

## #1 Astable 555 timer





## LM555

SNAS548D –FEBRUARY 2000–REVISED JANUARY 2015



[www.ti.com](http://www.ti.com)

### Electrical Characteristics (continued)

( $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5 \text{ V}$  to  $15 \text{ V}$ , unless otherwise specified)<sup>(1)(2)</sup>

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output Voltage Drop (High)	$I_{SOURCE} = 200 \text{ mA}$ , $V_{CC} = 15 \text{ V}$		12.5		V
	$I_{SOURCE} = 100 \text{ mA}$ , $V_{CC} = 15 \text{ V}$	12.75	13.3		V
	$V_{CC} = 5 \text{ V}$	2.75	3.3		V
Rise Time of Output			100		ns
Fall Time of Output			100		ns

The datasheet showing typical output voltage may not be exactly 5V.

$$T_{theoretical} = 0.693(RA + 2*RB)*C = 0.693(10^3 + 2*(10^3+10^6))*10^{-6} = 1.38\text{sec}$$

$$T_{observed} = 1.43\text{s} - 30\text{ms} = 1.43\text{sec} - 0.03\text{sec} = 1.4\text{sec}$$

(If we reduce resistor RB to 1kilo ohm, we can realise around 350Hz of clock speed, where  $T_{on}=0.693(1000+2*1000)*10^{-6}=2.07\text{ms}$  and  $T_{off}=0.693*1000*10^{-6}=6.93*10^{-4}\text{s}$ ,  $f=1/(T_{on}+T_{off})=360\text{Hz}$






Fig: Clip from Ben Eater's youtube video (from here onwards, it will be assumed by default for any screenshot of Youtube's video)





Computer clock - part 1






Fig: Working of Comparator

## #2 Monostable 555 timer



$$T_{\text{theoretical}} = 1.1 \cdot R \cdot C = 1.1 \cdot 10^6 \cdot 0.1 \cdot 10^{-6} = .11 \text{ sec} = 110 \text{ ms}$$

$T_{\text{observed}} = 200 \text{ ms}$  (the error is reduced for higher values, but for lower values this is usually large)




$$T_{\text{theoretical}} = 2.2 \text{ sec}$$

$T_{\text{observed}}=2.22\text{sec}$

(AC, DC Coupling in an oscilloscope can get messy, so I had to study this  
<https://www.youtube.com/watch?v=VJJ-y9gijkI>)

-Metallic parts in a button can bounce, so even if we pressed once, due to bouncing of plates, the switch inside the button can get closed more than once, hence creating more than one clock pulse.

The solution: Debouncing circuit using 555 timer (ensures one clock pulse, the time period for ON state is determined by the product of resistor and capacitor.)





Source: Ben Eater's video

Also, I had to go through documentation of Oscilloscope for Proteus at  
<https://www.labcenter.com/blog/sim-scope-controls/#>.


### #3 Bistable 555

Switch can have debouncing problems as well. Types of switch: make before break and break before make (most are of this category).









:50 / 10:30



#### #4 Clock logic








74LS245 (<https://www.futurlec.com/74LS/74LS245.shtml>)

74LS173 (<https://www.alldatasheet.com/datasheet-pdf/view/27388/TI/74LS173.html>)




**Bus:** Collection of wires which act as common connection points for multiple components within the computer. Since, each bit is put on a wire, an 8 bit bus would imply 8 wires. In short, the bus moves data.

Registers have control lines that tell it when to read from the bus and when to put data on the bus. Enable signal tells a register to put data on the bus, while the load signal tells the register to read from the bus. These two control signals are present for each register.

## #6 Tri-state logic: Connecting multiple outputs together

Purpose: To organize outputs from multiple modules on the same bus and prevent any one module interfering with any other.

Three states: 1, 0, and not connected state (not connected state is aka not enabled, high impedance high-Z state, isolated state, disconnected state).




Usual connection at the output of a logic gate after some operation


If the upper transistor is ON and the lower transistor is OFF, then the output will source current from the source.

If the upper transistor is OFF and the lower transistor is ON, then the output will sink current to the ground.

The disconnected state (turning both transistors OFF) comes into picture when one bit from a module is sourcing and simultaneously if some bit on some other module connected on the same bus is sinking current then, we get some unwanted connection. Basically, we would want one module isolated with another, which is obtained by using disconnected state. This state neither sources nor sinks current.



Sourcing and sinking current.



The above mentioned goal (of sourcing and sinking current) can be obtained by this circuit (Three state gate 74LS245) as well.

If  $IN=1$ , the  $OUT$  is connected to  $5V$ . ( $ENABLE=high$ )


If  $IN=0$ , the  $OUT$  is connected to ground. ( $ENABLE=high$ )

If  $ENABLE = low$ , the  $OUT$  is disconnected.

## #7 Designing and building a 1 bit register


Let us first review Latches and Flip Flops.


SR-Latch: Stores 1,0. No involvement of clock.



(Book: Harris and Harris: Digital Design and Computer Architecture, 2nd edition)

D-Latch: (Clock (Level Triggered)+SR-Latch). The latch is transparent during the positive level of the clock signal.






(a)


$CLK$	$D$	$\bar{D}$	$S$	$R$	$Q$	$\bar{Q}$
0	X	X	0	0	$Q_{prev}$	$\bar{Q}_{prev}$
1	0	1	0	1	0	1
1	1	0	1	0	1	0

(b)






(c)

(here EN = CLK)




D-Flip-Flop: It is a type of D-Latch but it is edge triggered (generally positive edge triggered).




**Figure 3.8 D flip-flop:**  
**(a) schematic, (b) symbol,**  
**(c) condensed symbol**


Now, to obtain this edge triggering:

Method 1 (Using propagation delay of NOT gate, we can cascade 3 to 5 NOT gates):




Method 2 (Using Resistor and Capacitor):







Method 3: We can cascade two D-Latches to form one D-Flip-Flop.




Now, to store bits, we use Flip-Flops. One Flip-Flop stores one bit.

Also, flip-flops, natively, are volatile memory, i.e. they store the bits till the power is supplied. For non-volatile memory, like SSDs, there is usually some mechanism employed to trap in electrons, this is some serious science, really. Like, orchestrating electrons, literally.





Implementation in Proteus (Clock signal is sourced from clock, Proteus somehow allows wirelessly connect wires (software wizardry, whatever, it saves us some wiring job though)



D Flip-Flop (74LS74)

INVERTER (74LS04)


AND (74LS08)

OR (74LS32)

TRI-STATE BUFFER (74LS245)

REGISTER (74LS173) [4-BIT D-TYPE REGISTER)

## logic diagram (positive logic)




## #8 Building an 8-bit register

We will be using 74LS173 to store 4-bits, and in this chip, we will keep output control always ON so that we will be able to see the content of the register. And, we will use 74LS245 TRI-STATE BUFFER to control when to output data onto the bus.


74LS173

### logic diagram (positive logic)




Pin numbers shown are for D, J, N, and W packages.

In 74LS245, DIR is set to +5V so that data movement is from left to right. Between Load and Enable, only one is used at a time.




74S173



74LS245


## Connection Diagram




## Function Table

Enable G	Direction Control DIR	Operation
L	L	B Data to A Bus
L	H	A Data to B Bus
H	X	Isolation


H = HIGH Level  
L = LOW Level  
X = irrelevant




Modules: Register A, Register B, Instruction Register (for this register 4MSBs, the blue ones, are not connected as output to the bus), Clock.




**Register A**



Turns out, wires with the same label are connected internally, so we need to avoid labelling the same in two different wires.






We have three 8-bit Registers; Register A, Register B, and Instruction Register.

## #9 Arithmetic logic unit (ALU)

While an ALU is usually capable of performing multiple arithmetic, bitwise and comparison operations, for our relatively simpler CPU, the ALU can just add and subtract. It's connected to Registers A and B, and outputs either  $A+B$  or  $A-B$ .





$$\begin{array}{r} 1 \\ \text{28} \\ - \text{22} \\ \hline \text{50} \end{array}$$

$$\begin{array}{r} 11100 \\ 10110 \\ \hline 110010 \end{array}$$




A	B
0	0
0	1
1	0
1	1

$$\begin{array}{r}
 0 + 0 = 00 \\
 0 + 1 = 01 \\
 1 + 0 = 01 \\
 1 + 1 = 10 \\
 \hline
 0 + 0 + 0 = 01 \\
 1 + 0 + 1 = 10 \\
 1 + 1 + 0 = 10 \\
 1 + (1 + 1) = 11
 \end{array}$$





#10 ALU design



When the EO signal is active, the output is forwarded to the BUS. When SU signal is inactive, the ALU performs addition and when SU signal is active, the ALU performs subtraction (2's complement).

#### 4-Bit Binary Adder (74LS283)







## #11 Building the ALU


We'll use two 4-Bit Binary Adders (74LS283), two ICs for X-OR gates (74LS86) and one 74LS245. Btw, we directly used XOR gates available in Proteus.

74LS283




## 74LS86 Pinout







Register A




ALU




Register B







**Register A**



## Register B



## ALU



## #11 Random access memory (RAM) module

RAM stores the program that is being executed as well as any data the program needs. Our computer uses a 4-bit address, which means  $2^4=16$  unique addresses, and each address stores 1 Byte of data. So, our computer has 16 Bytes of RAM.


## RAM introduction

WR signal= writes data into the memory



EN= outputs the data from the memory


Each memory cell in a DRAM is composed of a transistor and a capacitor, the data in this cell gets periodically written by a circuitry to prevent loss of data from a discharging capacitor. Hence, the word “Dynamic” for the letter “D” in DRAM.

We'll be using SRAM (Static RAM) for our computer. This uses flip-flops, like we used them for our registers.



Address decode logic





We'll use two 74LS189 (64-BIT RANDOM ACCESS MEMORY, with 3-state outputs).

Write enable (WE bar) will put the data into the chip, remember, as evident from the logic diagram for 74LS189, while writing data into the chip, the output becomes OFF.

Yellow color in Chip of proteus means there has been some unintended connection of wires.

**✓54S/74S189** 011745  
**✓54LS/74LS189** 011750

64-BIT RANDOM ACCESS MEMORY  
 (With 3-State Outputs)

**DESCRIPTION** — The '189 is a high speed 64-bit RAM organized as a 16-word by 4-bit array. Address inputs are buffered to minimize loading and are fully decoded on-chip. The outputs are 3-state and are in the high impedance state whenever the Chip Select (CS) input is HIGH. The outputs are active only in the Read mode and the output data is the complement of the stored data.

- 3-STATE OUTPUTS FOR DATA BUS APPLICATIONS
- BUFFERED INPUTS MINIMIZE LOADING
- ADDRESS DECODING ON-CHIP
- DIODE CLAMPED INPUTS MINIMIZE RINGING


**ORDERING CODE:** See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE		MILITARY GRADE	PKG TYPE
		V <sub>CC</sub> = +5.0 V ±5%, T <sub>A</sub> = 0°C to +70°C	V <sub>CC</sub> = +5.0 V ±10%, T <sub>A</sub> = -55°C to +125°C		
Plastic DIP (P)	A	74S189PC, 74LS189PC			9B
		74S189DC	54S189DM, 54LS189DM		6B

**LOGIC SYMBOL**

V<sub>CC</sub> = Pin 16  
 GND = Pin 8

## LOGIC DIAGRAM



Memory Address Register aka MAR (74LS173)

An unconnected TTL (Transistor-Transistor Logic) input is often referred to as a floating input. In TTL logic, floating inputs are generally treated as a HIGH logic level. So, we need to make sure all the inputs are properly connected.

Data Enable stores data from the bus to the chip.

Output control enables the output.

# SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

SDLS067A – OCTOBER 1976 – REVISED JUNE 1999


- 3-State Outputs Interface Directly With System Bus
- Gated Output-Control Lines for Enabling or Disabling the Outputs
- Fully Independent Clock Virtually Eliminates Restrictions for Operating in One of Two Modes:
  - Parallel Load
  - Do Nothing (Hold)
- For Application as Bus Buffer Registers
- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

TYPE	TYPICAL PROPAGATION DELAY TIME	MAXIMUM CLOCK FREQUENCY
'173	23 ns	35 MHz
'LS173A	18 ns	50 MHz


## description

The '173 and 'LS173A 4-bit registers include D-type flip-flops featuring totem-pole 3-state outputs capable of driving highly capacitive or relatively low-impedance loads. The high-impedance third state and increased high-current drive capability allow the registers to

SN54173, SN54LS173A . . . J OR W PACKAGE  
SN74173 . . . N PACKAGE  
SN74LS173A . . . D OR N PACKAGE  
(TOP VIEW)



SN54LS173A . . . FK PACKAGE  
(TOP VIEW)




NC – No internal connection

**SN54173, SN54LS173A, SN74173, SN74LS173A**  
**4-BIT D-TYPE REGISTERS**  
**WITH 3-STATE OUTPUTS**


SDLS067A – OCTOBER 1976 – REVISED JUNE 1999

logic diagram (positive logic)





Pin numbers shown are for D, J, N, and W packages.



Logic to set address of RAM using DIP switches or MAR for ease of programming  
(following diagram is for single bit)



Luckily, this task is also done by 74LS157.

This chip will help us toggle between Program mode (RED LED) (input through DIP switches) and Run mode (GREEN LED) (input from BUS).





## #12 Program Counter

We will use DM7476 Dual Master-Slave J-K Flip-Flops to build Binary Counter.

DM7476

# Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs

## General Description


This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop after a complete clock pulse. While the clock is LOW the slave is isolated from the master. On the positive transition of the clock, the data from the J and K inputs is transferred to the master. While the clock is HIGH the J and K inputs are disabled. On the

negative transition of the clock, the data from the master is transferred to the slave. The logic state of J and K inputs must not be allowed to change while the clock is HIGH. The data is transferred to the outputs on the falling edge of the clock pulse. A LOW logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

## Ordering Code:

Order Number	Package Number	Package Description
DM7476N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

## Connection Diagram



## Function Table

Inputs					Outputs	
PR	CLR	CLK	J	K	Q	$\bar{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H	H
(Note 1)		(Note 1)				
H	H	↑↓	L	L	$Q_0$	$\bar{Q}_0$
H	H	↑↓	H	L	H	L
H	H	↑↓	L	H	L	H
H	H	↑↓	H	H	Toggle	

H = HIGH Logic Level

L = LOW Logic Level



X = Either LOW or HIGH Logic Level

↑↓ = Positive pulse data. The J and K inputs must be held constant while the clock is HIGH. Data is transferred to the outputs on the falling edge of the clock pulse.

$Q_0$  = The output logic level before the indicated input conditions were


Binary counter (0 to 15) using four JK flip-flops

The speed of toggle is exactly half of the input clock pulse. Using this logic, we use the output of the left most JK flip flop as the clock for the next stage JK flip-flop and so on.




We can achieve the same using 74LS161.

## Connection Diagram




Both count-enable inputs (P and T) must be HIGH to count.

Load signal and Data inputs (A,B,C,D) can be used to implement JUMP.



For PC, Program Count Out means enable signal (pin 19) of 74LS245, Count Enable means count-enable inputs (pin 7,10 of 74LS161), and Jump means LOAD signal (pin 9 of 74LS161).

## Program Counter




## #12 Output Register

To take in 4 binary inputs and display the corresponding HEX value in a seven segment display, we can either just implement the truth table using gates, or since it is a combination logic (output only depends on the inputs), we can implement this using EEPROMs.

We'll use AT28C16.

PLCC  
Top View



PDIP, SOIC  
Top View

A7	1	24	VCC
A6	2	23	A8
A5	3	22	A9
A4	4	21	WE
A3	5	20	OE
A2	6	19	A10
A1	7	18	CE
A0	8	17	I/O7
I/O0	9	16	I/O6
I/O1	10	15	I/O5
I/O2	11	14	I/O4
GND	12	13	I/O3

Note: PLCC package pins 1 and 17  
are DON'T CONNECT.

<u>dp</u>	a	b	c	d	e	f	g	
0	0	1	1	1	1	1	0	7E
1	0	0	1	1	0	0	0	30
2	0	1	1	0	1	1	0	6D
3	0	1	1	1	1	0	0	79
4	0	0	1	1	0	0	1	33
5	0	1	0	1	1	0	1	5B
6	0	1	0	1	1	1	1	5F
7	0	1	1	1	0	0	0	70
8	0	1	1	1	1	1	1	7F
9	0	1	1	1	1	0	1	7B

a  
f | g | b  
e | | c  
d

Now, for the Output register we need an Arduino Nano. And, Proteus does not offer this natively.


1st method: I created a hex file by manually writing content for each memory location. It looks like this.

This soon got complex with more addresses to write.


Then, I resorted to the second method.

2nd method: I downloaded the Proteus project for Arduino Nano from some third party website, and it could result in anything, like this project being halted. After playing around with some Nano coding and hex files, I finally got this working.


# 74HC595





PLCC  
Top View





PDIP, SOIC  
Top View



Note: PLCC package pins 1 and 17  
are DON'T CONNECT.



And, a brand new error. Turns out this EEPROM (2816) has no simulation model defined in Proteus, hence it cannot be simulated. At one point, I was like, okay this project was only upto here, cause, firstly, the Arduino Nano was from a third party (reliability issue, no documentation) and now we should opt for a brand new EEPROM. While searching on EEPROMs with simulation models, I found 2732. It is very much alike to 2816, except that it has more memory capacity, does not have WE pin, from the datasheet of 2732. Just read the data sheet of 2732, it has OE and VPP (kind of WE signal) on the same pin, and I kind of have a gut feeling that this will create some trouble in the future. So, let's choose yet another chip 2764, it has dedicated OE and VPP pins, so we can manually control them. God, hope this works. And, it does not



A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	0	1
0	1	0	0	0	0	0	0	0	1	0

Ones place for  $0 \rightarrow 255$

Tens place for  $0 \rightarrow 255$

Hundreds place for  $0 \rightarrow 255$

A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	1	1	1	0	1	1	0	1	0	0	1	1	1	1
0	0	1	0	1	1	1	1	0	1	1	0	1	0	1	1	0	1	1
0	1	0	0	1	1	1	1	0	1	1	0	0	0	0	0	1	1	1
0	1	1	0	1	1	1	1	0	1	1	0	0	0	0	0	0	0	0

111  
111  
111  
111

## Arduino code:

```
byte digits[]={0x7e, 0x30, 0x6d, 0x79, 0x33, 0x5b, 0x5f, 0x70, 0x7f, 0x7b};

for (int address=0; address<=255; address+=1) {
    write(address, digits[address%10]);
}

for (int address=0; address<=255; address+=1) {
    write(address+256, digits[(address/10)%10]);
}


for (int address=0; address<=255; address+=1) {
    write(address+512, digits[(address/100)%10]);
}

for (int address=0; address<=255; address+=1) {
    write(address+768, 0);
}
```

The equivalent HEX values:

Message	Source	Time
⚠ Simulation is not running in real time due to excessive CPU load.	?	0.184503485s

Finally, we cranked up the CPU and got to see output. It's slow, but it works!



So, we can see real time output obtained from adding Register A and B, where Register A was reading continuously from the bus where ALU was putting on calculated data continuously, kind of a loop thing.

Future works: Adding Unconditional jumps (loops) and conditional jumps so that this computer becomes a Turing Complete Machine.

## #13 Control Logic

I did this work on copy itself, so I've attached the notes here.

## # Designing the opcode

eg.

LDA	14
ADD	15
OUT	

to Register A

// means load from memory location 14

// means load from memory location 15 &amp; add to Reg A

// output the content from Reg A to display

this instruction starts from memory location 0000.

0000

# # # #

opcode

memory location (if applicable)

eg.

command      opcode

LDA       $\Rightarrow$  0001

// Load to Reg A

ADD       $\Rightarrow$  0010

// Add &amp; store to Reg A

OUT       $\Rightarrow$  1110

// output to display

eg. LDA 14

RAM address

0000: 0001

1110

ADD 15

0001: 0010

1111

OUT

0010: 1110

XXXX

// Don't care

HLT

0011: 1111

XXXXXX

RAM content

XXXX

1110 : 00011100 (28) // 14 memory location

1111 : 00001110 (14) // 15 Memory location

(PC out  $\rightarrow$  MAR in) (turn them off)  $\rightarrow$  RAM reads the content from address  $\rightarrow$  RAM out  $\rightarrow$  TR in  
 (instruction is now loaded) (turn them off)  $\rightarrow$  Increment PC i.e. Enable Counter i.e. PC is made active  
 (turn it off)

## Programs.

Date \_\_\_\_\_  
 Page No. \_\_\_\_\_  
 takes 1 clock cycle

[Summary] T0 (1)

T1 (2)

(3)

0000

PC OUT → MAR IN

(turn them off)

RAM OUT → IR IN

(turn them off)

PC\_EN ~~by~~ (9 PC out) (turn it off)

LDA 14

~~LDA 14~~

T2

(4)

IR OUT

↓

(o/p lower 4 bits only)  
to the bus

MAR IN

(now we are pointing to location 14  
of RAM)

(turn them off)

T3 (5)

RAM OUT → RA IN (turn them off)

T0 (6)

PC OUT → MAR IN

(turn them off)

T1 (7)

RAM OUT → IR IN

(turn them off)

T2 (8)

PC\_EN

(turn it off)

ADD 15

T3 (9)

IR OUT → MAR IN

(turn them off)

T4 (10)

RAM OUT → RB IN

(turn them off)

T5 (11)

ALU OUT → RA IN

(turn them off)

~~10~~ // takes 1 clock cycle.

T0 (12)

PC OUT → MAR IN

(turn them off)

T1 (13)

RAM OUT → IR IN

(turn them off)

T2 (14)

PC\_EN

(turn it off)

OUT

T3 (15)

RA OUT → ROP IN

output register

HLT

T0 (16)

PC\_OUT → MAR IN

T1 (17)

RAM OUT → IR IN

(18)

PC EN

HLT goes high

e)  $\lceil \text{select signal} \rceil = \text{PROG}$   
(our notation)      (Ben Eater's notation)

$\text{LOAD\_PC} = \overline{J}$

Date \_\_\_\_\_  
Page No. \_\_\_\_\_

Each instruction (eg. ~~PC~~ LOAD 14) has several steps (eg step ①, ②... on left page) and each of these steps is called microinstruction.

Control logic will set up the control word appropriately to execute each of the microinstructions.

Control logic is updating the content <sup>using control word</sup> just before the main clock.

Control logic needs to update control word b/w clock cycles (instead of on a ~~cycle~~<sup>clock</sup> cycle), hence we use CLK.



Date \_\_\_\_\_  
Page No. \_\_\_\_\_

store 40H (ROM1)  
store 40H (ROM1)

fetch microinstruction. → 2732 address location (for ROM)

XXXX	XXXX	XXXX
0000 000 = 00H	0000 000 = 00H	0010 000 = 02H 01H
0001 000 = 08H	0001 000 = 08H	0011 000 = 0AH 09H
0010 000 = 10H	0010 000 = 12H 11H	0100 000 = 1AH 19H
0011 000 = 18H	0011 000 = 1AH 19H	0101 000 = 2AH 21H
0100 000 = 20H	0100 000 = 2AH 21H	0101 000 = 2AH 29H
0101 000 = 28H	0101 000 = 2AH 29H	0110 000 = 32H 31H
0110 000 = 30H	0110 000 = 32H 31H	0111 000 = 3AH 39H
0111 000 = 38H	0111 000 = 3AH 39H	1000 000 = 42H 41H
1000 000 = 40H	1000 000 = 42H 41H	1001 000 = 4AH 49H
1001 000 = 48H	1001 000 = 4AH 49H	1010 000 = 52H 51H
1010 000 = 50H	1010 000 = 52H 51H	1011 000 = 5AH 59H
1011 000 = 58H	1011 000 = 5AH 59H	1100 000 = 62H 61H
1100 000 = 60H	1100 000 = 62H 61H	1101 000 = 6AH 69H
1101 000 = 68H	1101 000 = 6AH 69H	1110 000 = 72H 71H
1110 000 = 70H	1110 000 = 72H 71H	1111 000 = 7AH 79H
1111 000 = 78H	1111 000 = 7AH 79H	

**HxD - [C:\Users\manis\Desktop\upload\_2732\Control\_signal\_ROM\_1]**

**HxD - [C:\Users\manis\Desktop\upload\_2732\Control\_signal\_ROM\_2]**

Offset (h)	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	Decoded text
00000000	40	14	00	00	00	00	00	40	14	48	12	00	00	00	00	00	€.....@.H.....
00000010	40	14	48	10	02	00	00	00	40	14	00	00	00	00	00	00	€.H.....€.....
00000020	40	14	00	00	00	00	00	40	14	00	00	00	00	00	00	00	€.....€.....
00000030	40	14	00	00	00	00	00	40	14	00	00	00	00	00	00	00	€.....€.....
00000040	40	14	00	00	00	00	00	40	14	00	00	00	00	00	00	00	€.....€.....
00000050	40	14	00	00	00	00	00	40	14	00	00	00	00	00	00	00	€.....€.....
00000060	40	14	00	00	00	00	00	40	14	00	00	00	00	00	00	00	€.....€.....
00000070	40	14	01	00	00	00	00	40	14	80	00	00	00	00	00	00	€.....€.€.....

Offset (h)	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	Decoded text
00000000	04	08	00	00	00	00	00	00	04	08	00	00	00	00	00	00	.....
00000010	04	08	00	20	80	00	00	00	04	08	00	00	00	00	00	00	... €.....
00000020	04	08	00	00	00	00	00	00	04	08	00	00	00	00	00	00	.....
00000030	04	08	00	00	00	00	00	00	04	08	00	00	00	00	00	00	.....
00000040	04	08	00	00	00	00	00	00	04	08	00	00	00	00	00	00	.....
00000050	04	08	00	00	00	00	00	00	04	08	00	00	00	00	00	00	.....
00000060	04	08	00	00	00	00	00	00	04	08	00	00	00	00	00	00	.....
00000070	04	08	10	00	00	00	00	00	04	08	00	00	00	00	00	00	.....

## #14 Working of Computer

(The above-mentioned program is loaded into the RAM manually.)

Memory location 14 had 28 in it, and memory location 15 had 14 in it. Their sum is  $28+14=42$ , as displayed by the output unit, the seven segment display at top-right corner. Due to high host CPU load (around 65% during the simulation), the simulation runs slow, but it does run and perform as expected.

