



Heart Model in Simulink → VHDL Code Generation → Synthesis for FPGA → Closed-loop testing