


BEFORE YOU START

The five steps to enlightenment

- 1. Know your application
 - What does it compute? How is it parallelized? What final performance is expected?
- 2. Know your hardware
 - What are the target machines, how many nodes? Machine-specific optimizations okay?
- 3. Know your tools
 - Strengths and weaknesses of each tool? Learn how to use them (and learn one well!)
- 4. Know your process
 - Performance optimization is a constant learning process
- Make it so!




THE APOD CYCLE



GUIDING OPTIMIZATION EFFORT

"Drilling Down into the Metrics"

- Challenge: How to know where to start?
- Top-down Approach:
 - Find Hotspot Kernel
 - Identify Performance Limiter of the Hotspot
 - Find performance bottleneck indicators related to the limiter
 - Identify associated regions in the source code
 - Come up with strategy to fix and change the code
 - Start again





KNOW YOUR APPLICATION: MATRIX TRANSPOSE

MATRIX TRANSPOSE

Parallel transpose kernel

 Motivation: Used in lot of Linear Algebra, Relatively easy for handson, but still a lot that could be done to optimize

```
1 2 3 4
5 6 7 8
9 10 N 12
13 14 15 16
```

```
// Simplest transpose; doesn't use shared memory.
// Global memory reads are coalesced but writes are not.
__global___ void transposeNaive(float *odata, const float *idata)
{
   int x = blockIdx.x * TILE_DIM + threadIdx.x;
   int y = blockIdx.y * TILE_DIM + threadIdx.y;
   int width = gridDim.x * TILE_DIM;

for (int j = 0; j < TILE_DIM; j+= BLOCK_ROWS)
   odata[x*width + (y+j)] = idata[(y+j)*width + x];
}</pre>
```



KNOW YOUR HARDWARE: PASCAL ARCHITECTURE

GPU COMPARISON

	V100	P100 (SXM2)	M40	K40
Double/Single/Half TFlop/s	7.8/15.7/125 (TensorCore)	5.3/10.6/21.2	0.2/7.0/NA	1.4/4.3/NA
Memory Bandwidth (GB/s)	900	732	288	288
Memory Size	16/32 GB	16GB	12GB, 24GB	12GB
L2 Cache Size	6144 KB	4096 KB	3072 KB	1536 KB
Base/Boost Clock (Mhz)	1312 / 1530	1328/1480	948/1114	745/875
TDP (Watts)	300	300	250	235



GP100 SM

	GP100
CUDA Cores	64
Register File	256 KB
Shared Memory	64 KB
Active Threads	2048
Active Blocks	32



KNOW YOUR TOOLS: PROFILERS

PROFILING TOOLS

Many Options!

From NVIDIA


- nvprof
- NVIDIA Visual Profiler
 - Standalone (nvvp)
 - Integrated into Nsight Eclipse Edition (nsight)
- Nsight Visual Studio Edition

Third Party

- TAU Performance System
- VampirTrace
- PAPI CUDA component
- HPC Toolkit
- (Tools using CUPTI)

In this session we will be showing nvvp screenshots

THE NVVP PROFILER WINDOW




MAKE IT HAPPEN: ITERATION 1 GLOBAL MEMORY COALESCING

IDENTIFY HOTSPOT




Result	s ·
The fo	rnel Optimization Priorities ollowing kernels are ordered by optimization importance based on execution time and achieved occupancy. Optimization of higher ranked els (those that appear first in the list) is more likely to improve performance compared to lower ranked kernels.
Rank	Description
100	0 [101 kernel instances] transposeNaive(float*, float const *)
31	1 [101 kernel instances] transposeCoalesced(float*, float const *)
25	5 [101 kernel instances] copy(float*, float const *)
22	2 [101 kernel instances] copySharedMem(float*, float const *)
22	2 [101 kernel instances] transposeNoBankConflicts(float*, float const *)

IDENTIFY PERFORMANCE LIMITER




PERFORMANCE LIMITER CATEGORIES

Memory Utilization vs Compute Utilization Four possible combinations:



DRILLING DOWN: LATENCY ANALYSIS

Grid Size	[65536,1,1]
Block Size	[8,4,1]
■ Occupancy	
Achieved	4 9.7%
Theoretical	50%
Limiter	Block Size



GPU Utilization May Be Limited By Block Size

Theoretical occupancy is less than 100% but is large enough that increasing occupancy may not improve performance. You can attempt the following optimization to increase the number of warps on each SM but it may not lead to increased performance.

OCCUPANCY


GPU Utilization

Each SM has limited resources:

- max. 64K Registers (32 bit) distributed between threads
- max. 48KB of shared memory per block (96KB per SMM)
- max. 32 Active Blocks per SMM
- Full occupancy: 2048 threads per SM (64 warps)

When a resource is used up, occupancy is reduced

LOOKING FOR MORE INDICATORS




For line numbers use: nvcc -lineinfo

32 Global STORE Transactions

MEMORY TRANSACTIONS: BEST CASE

A warp issues 32x4B aligned and consecutive load/store request

Threads read different elements of the same 128B segment



1x L1 transaction: 128B needed / 128B transferred


4x L2 transactions: 128B needed / 128B transferred



MEMORY TRANSACTIONS: WORST CASE

Threads in a warp read/write 4B words, 128B between words

Each thread reads the first 4B of a 128B segment



32x L1 transactions: 128B needed / 32x 128B transferred

32x L2 transactions: 128B needed / 32x 32B transferred




TRANSACTIONS AND REPLAYS

With replays, requests take more time and use more resources

More instructions issued

More memory traffic

Increased execution time




Category:	Latency Bound - Occupancy
Problem:	Latency is exposed due to low occupancy
Goal:	<u>Hide</u> latency behind more parallel work
Indicators:	Occupancy low (< 60%) Execution Dependency High
Strategy:	 Increase occupancy by: Varying block size Varying shared memory usage Varying register count (uselaunch_bounds)

Category:	Latency Bound - Coalescing
Problem:	Memory is accessed inefficiently => high latency
Goal:	Reduce #transactions/request to reduce latency
Indicators:	Low global load/store efficiency, High #transactions/#request compared to ideal
Strategy:	 Improve memory coalescing by: Cooperative loading inside a block Change block layout Aligning data Changing data layout to improve locality

	Category:	Bandwidth Bound - Coalescing	
	Problem:	Too much unused data clogging memory system	
•	Goal:	Reduce traffic, move more <u>useful</u> data per request	
	Indicators:	Low global load/store efficiency, High #transactions/#request compared to ideal	
	Strategy:	 Improve memory coalescing by: Cooperative loading inside a block Change block layout Aligning data Changing data layout to improve locality 	

GPU MEMORY HIERARCHY


P100 (SMX2)



GPU SM ARCHITECTURE


Pascal SM

	GP100
CUDA Cores	64
Register File	256 KB
Shared Memory	64 KB




USING SHARED MEMORY IN MATRIX TRANSPOSE

TILED MATRIX TRANSPOSE



TILED MATRIX TRANSPOSE




```
Device: Tesla P100-PCIE-16GB
Matrix size: 1024 1024, Block size: 32 8, Tile size: 32 32
dimGrid: 32 32 1. dimBlock: 32 8 1
Routine Bandwidth (GB/s)
copy 442.94
shared memory copy 472.60
naive transpose 111.13
coalesced transpose 363.88
```


```
// coalesced transpose
// Uses shared memory to achieve coalesing in both reads and writes
// Tile width == #banks causes shared memory bank conflicts.
 global void transposeCoalesced(float *odata, const float *idata)
  __shared__ float tile[TILE_DIM][TILE_DIM];
 int x = blockIdx.x * TILE DIM + threadIdx.x;
 int y = blockIdx.y * TILE DIM + threadIdx.y;
 int width = gridDim.x * TILE DIM;
 for (int j = 0; j < TILE DIM; j += BLOCK ROWS)</pre>
    tile[threadIdx.v+i][threadIdx.x] = idata[(v+i)*width + x];
 __syncthreads();
 x = blockIdx.y * TILE DIM + threadIdx.x; // transpose block offset
 y = blockIdx.x * TILE DIM + threadIdx.y;
 for (int j = 0; j < TILE DIM; j += BLOCK ROWS)</pre>
    odata[(y+j)*width + x] = tile[threadIdx.x][threadIdx.y + j];
```

ITERATION 2: SHARED MEMORY OPTIMIZATION

SHARED MEMORY EXAMPLES



SHARED MEMORY EXAMPLES




Category:	Device Mem Bandwidth Bound - Shared Memory
Problem:	Too much data movement
Goal:	Reduce amount of data traffic to/from global mem
Indicators:	Higher than expected memory traffic to/from global memory Low arithmetic intensity of the kernel
Strategy:	 (Cooperatively) move data closer to SM: Shared Memory (or Registers) (or Constant Memory) (or Texture Cache)

Category:	Shared Mem Bandwidth Bound - Shared Memory	
Problem:	Shared memory bandwidth bottleneck	
Goal:	Reduce amount of data traffic to/from global mem	
Indicators:	Shared memory loads or stores saturate	
Strategy:	Reduce Bank Conflicts (insert padding) Move data from shared memory into registers Change data layout in shared memory	

USING SHARED MEMORY WITHOUT CONFLICTS

FIXING BANK CONFLICTS



FIXING BANK CONFLICTS

```
// No bank-conflict transpose
  Same as transposeCoalesced except the first tile dimension is padded
// to avoid shared memory bank conflicts.
global void transposeNoBankConflicts(float *odata, const float *idata)
  shared float tile[TILE DIM][TILE DIM+1];
                                                                          Device: Tesla P100-PCIE-16GB
                                                                          Matrix size: 1024 1024, Block size: 32 8, Tile size: 32 32
                                                                          dimGrid: 32 32 1. dimBlock: 32 8 1
 int x = blockIdx.x * TILE DIM + threadIdx.x;
 int y = blockIdx.y * TILE DIM + threadIdx.y;
 int width = gridDim.x * TILE DIM;
                                                                                shared memory copy
                                                                                  naive transpose
                                                                               coalesced transpose
  for (int j = 0; j < TILE DIM; j += BLOCK ROWS)</pre>
                                                                            conflict-free transpose
     tile[threadIdx.y+j][threadIdx.x] = idata[(y+j)*width + x];
  __syncthreads();
  x = blockIdx.y * TILE_DIM + threadIdx.x; // transpose block offset
  y = blockIdx.x * TILE DIM + threadIdx.y;
  for (int j = 0; j < TILE DIM; j += BLOCK ROWS)</pre>
     odata[(y+j)*width + x] = tile[threadIdx.x][threadIdx.y + j];
```

Bandwidth (GB/s)

442.94

472.60

111.13

363.88

465.00

Routine

copy


ITERATION 3: KERNELS WITH INCREASED ARITHMETIC INTENSITY

STENCIL OPERATIONS

2nd order vs 1st order


Performs 4x the FP operations


DRAM memory footprint is the same (assuming no over fetch)




FUNCTION UNIT UTILIZATION AND STALL REASONS

Execution Dependencies starting to become significant!








Functional units are not the bottlenecks in Stencils, even with higher order stencils!

INSTRUCTION THROUGHPUT



STALL REASONS: EXECUTION DEPENDENCY

Memory accesses may influence execution dependencies

Global accesses create longer dependencies than shared accesses

Read-only/texture dependencies are counted in Texture

Instruction level parallelism can reduce dependencies

```
a = b + c; // Independent ADDs
d = e + f;
```



ILP AND MEMORY ACCESSES

No ILP

```
float a = 0.0f;
for( int i = 0 ; i < N ; ++i )</pre>
  a += logf(b[i]);
    c = b[0]
    a += logf(c)
    c = b[1]
    a += logf(c)
    c = b[2]
    a += logf(c)
    c = b[3]
    a += logf(c)
```

2-way ILP (with loop unrolling)

```
float a, a0 = 0.0f, a1 = 0.0f;
for( int i = 0; i < N; i += 2)
  a0 += logf(b[i]);
  a1 += logf(b[i+1]);
a = a0 + a1
    c0 = b[0]
                        c1 = b[1]
    a0 += logf(c0)
                        a1 += logf(c1)
    c0 = b[2]
                        c1 = b[3]
    a0 += logf(c0)
                         a1 += logf(c1)
   a = a0 + a1
```

#pragma unroll is useful to extract ILP

Manually rewrite code if not a simple loop

PERF-OPT QUICK REFERENCE CARD

Category:	Bandwidth Bound - Register Caching
Problem:	Data is reused within threads and memory bw utilization is high
Goal:	Reduce amount of data traffic to/from global mem
Indicators:	High device memory usage, latency exposed Data reuse within threads and small-ish working set Low arithmetic intensity of the kernel
Strategy:	 Assign registers to cache data Avoid storing and reloading data (possibly by assigning work to threads differently) Avoid register spilling

PERF-OPT QUICK REFERENCE CARD

Category:	Latency Bound - Instruction Level Parallelism
Problem:	Not enough independent work per thread
Goal:	Do more parallel work inside single threads
Indicators:	High execution dependency, increasing occupancy has no/little positive effect, still registers available
Strategy:	 Unroll loops (#pragma unroll) Refactor threads to compute n output values at the same time (code duplication)

PERF-OPT QUICK REFERENCE CARD


Category:	Compute Bound - Algorithmic Changes
Problem:	GPU is computing as fast as possible
Goal:	Reduce computation if possible
Indicators:	Clearly compute bound problem, speedup only with less computation
Strategy:	 Pre-compute or store (intermediate) results Trade memory for compute time Use a computationally less expensive algorithm Possibly: run with low occupancy and high ILP

SUMMARY

SUMMARY

Performance Optimization is a Constant Learning Process

- 1. Know your application
- 2. Know your hardware
- 3. Know your tools
- 4. Know your process
 - Identify the Hotspot
 - Classify the Performance Limiter
 - Look for indicators
- 5. Make it so!



REFERENCES

CUDA Documentation

Best Practices: http://docs.nvidia.com/cuda/cuda-c-best-practices-guide/

Kepler Tuning Guide: http://docs.nvidia.com/cuda/kepler-tuning-guide

Maxwell Tuning Guide: http://docs.nvidia.com/cuda/maxwell-tuning-guide

Pascal Tuning Guide: http://docs.nvidia.com/cuda/pascal-tuning-guide

Parallel ForAll devblog

http://devblogs.nvidia.com/parallelforall/

GTC Sessions:

http://on-demand-gtc.gputechconf.com



