

# A Survey of Programming Language Memory Models

E. Moiseenko<sup>a,c,\*</sup>, A. Podkopaev<sup>b,c,\*\*</sup>, and D. Koznov<sup>a,\*\*\*</sup>

<sup>a</sup>Saint Petersburg State University, St. Petersburg, Petergof, 198504 Russia

<sup>b</sup>HSE University, St. Petersburg, 194100 Russia

<sup>c</sup>JetBrains Research, St. Petersburg, 197342 Russia

\*e-mail: e.moiseenko@2012.spbu.ru

\*\*e-mail: apodkopaev@hse.ru

\*\*\*e-mail: d.koznov@spbu.ru

Received May 17, 2021; revised June 13, 2021; accepted July 13, 2021

**Abstract**—A memory model defines the semantics of concurrent programs operating on a shared memory. The most well-known and intuitive memory model, sequential consistency, is too *strong* for modern languages as it forbids many outcomes observable on modern hardware as a result of compiler and CPU optimizations. This gave rise to so-called *weak* or *relaxed* memory models. In recent years dozens of (weak) memory models for programming languages were proposed making different compromises with respect to programmability and the optimization potential. The goal of this paper is to survey and classify these models as well as to provide practical recommendations for language and compiler designers regarding a choice of a memory model.

To achieve this goal we picked over 2000 research items from Google Scholar with keywords “Relaxed Memory Models”, “Weak Memory Models”, and “Weak Memory Consistency”. Then, we narrowed down this list to 40 papers having as a contribution a programming language memory model. We divide these models to six main classes and analyze their properties and limitations. We conclude with a discussion on how a choice of a memory model is affected by desired features of a language and suggest several possible directions for future research in the field of weak memory models.

DOI: 10.1134/S0361768821060050

## 1. INTRODUCTION

The main challenge in concurrent programming is to establish proper synchronization between threads executed in parallel. Usually it is done with the help of synchronization primitives provided by a programming language or libraries, for example locks, barriers, channels. Sometimes, however, the usage of these primitives is impossible or undesirable. Examples of such cases are the implementation of synchronization primitives themselves or lock-free data structures. In these cases one has to resort to lower-level programming and use shared variables. At this point things get complicated.

Let us consider a concrete example. Here is a simplified version of Dekker’s Lock [1]:

<pre> x := 1 r<sub>1</sub> := y if r<sub>1</sub> := 0 {     //critical section }                 </pre>	$\left\  \begin{array}{l} y := 1 \\ r_2 := x \\ \text{if } r_2 := 0 \{ \\ \quad //critical\ section \\ \} \end{array} \right.$	<pre> }                 </pre>
---	--	--------------------------------

(Dekker’s Lock)

In this program, two threads compete to enter the critical section. In order to indicate their intention, the threads set variables  $x$  and  $y$  correspondingly.<sup>1</sup> The one who manages to set the variable first and read the other variable before it is set enters the critical section. The algorithm relies on the fact that both threads cannot read value 0.<sup>2</sup> Otherwise, the two threads would have been able to enter the critical section simultaneously, thus breaking the correctness of the algorithm.

Indeed, running this program on a multi-core system, one would expect to see one of the following outcomes:  $[r_1 = 0, r_2 = 1]$ ,  $[r_1 = 1, r_2 = 0]$ , or  $[r_1 = 1, r_2 = 1]$ . These outcomes are *sequential consistent* [2] meaning that they may be obtained via a sequential execution of some interleaving of the threads’ instructions.

However, not all behaviors which are observable on real concurrent systems are sequentially consistent. For example, if one ports Dekker’s Lock from the pseudo code to the C language, compile it with the

<sup>1</sup> We distinguish shared variables (denoted as  $x, y, z$ ) and thread local registers (denoted as  $r_1, r_2, r_3, \dots$ ).

<sup>2</sup> From here and through the rest of the paper we assume that all variables are initialized with zeros, unless we explicitly state otherwise

GCC compiler, and run on a processor from the x86/x64 family, they may observe non sequentially consistent outcome  $[r_1 = 0, r_2 = 0]$ . Such outcomes are called *weak*.

Weak outcomes appear because of compiler and CPU optimizations. For example, given the Dekker's Lock, the optimizer may observe that the store to  $x$  and the load from  $y$  in the left thread are independent instructions and thus they can be reordered (this optimization is valid for single-threaded programs). For the optimized program, the outcome  $[r_1 = 0, r_2 = 0]$  is sequentially consistent.

The exact set of allowed outcomes for a given program is defined by a semantics of a concurrent system, or a *memory model*. The memory model permitting only sequentially consistent outcomes is called *sequential consistency* (SC). Memory models admitting weak behaviors are called *weak memory models*.

Neither modern hardware, nor programming languages guarantee sequential consistency since this model forbids many important optimizations. The main question then is how *weak* their memory models should be, how big is the set of allowed weak behaviors for a given program. A stronger model allows less behaviors, thus giving more guarantees to a programmer and simplifying reasoning about programs, but a weaker model permits more optimizations, thus allowing a compiler to produce more efficient code.

It turns out that this question is challenging especially in the context of programming language (PL) memory models. Thus over the last two decades a plenty of memory models for various languages have been proposed, for Java [3, 4], C/C++ [5], LLVM [6], JavaScript [7], OCaml [3], Haskell [8], etc. These models have different design goals, trade-offs, and limitations. Moreover, the research on weak memory models continues to develop rapidly. According to our findings, in the last decade at least 50 papers on the subject are published each year.<sup>3</sup> For those unfamiliar with all the subtleties of weak memory models, it is hard to navigate in this large zoo. Despite the long history of the field and recent progress made, there is no single source that summarizes the prior knowledge and give a comparison of different memory models of programming languages. The aim of this paper is to close this gap.

We provide an overview of existing approaches to programming languages' memory models, discuss their design choices, trade-offs, and limitations. Besides that, we compare existing memory models in terms of what optimizations opportunities and what guarantees for reasoning they provide.

We hope that our work will be useful to programming language researchers who want to dive into the theory of weakly consistent memory models, and also

to system-level developers, who are working on new programming languages, compilers, or virtual machines, and have to choose a memory model for their system.

The rest of the paper is organized as follows. In § 2 we overview related work. In § 3 we describe the methodology of our study. In § 3 we introduce common criteria of programming language memory models, namely optimality of compilation mappings, soundness of program transformations, and provided reasoning guarantees. Next, in § 5 we explain how we compare memory models by these criteria. In § 6 we present a classification of memory models based on their properties, and discuss each class. In § 7 we present a short guide on the design of memory model for researchers and system developers and, as an example of using the guide, propose a memory model for the Kotlin<sup>4</sup> language. Finally, *sec:conclusion* concludes and outlines possible directions for future research in the field.

## 2. RELATED WORK

Weak memory models can be partitioned into two significantly different subclasses: models for hardware architectures and models for programming languages. The main difference between them is that memory models for programming languages are expected to support compiler optimizations and may need to support compilation to different architectures.

To this day, hardware weak memory models are relatively well-studied and understood. All major architectures have formally defined memory models: x86 [9], IBM POWER [10–12]), Arm [10, 12–15]) and RISC-V [14]. Among those, x86 and POWER architectures have stable memory models which did not change in the last years, whereas the Arm memory model changed with transition from Armv7 [12] to Armv8 [14] to accommodate new instructions for shared memory access.<sup>5</sup> Was introduced in 2010 and recently adopted a memory model [14] which is almost the same as the 8 model.

All of the aforementioned models have representations in the framework of *declarative* (or *axiomatic*) memory models [12]. This framework became a standard for defining weak memory models, and it has tools for testing and verification [12]. It is also used for defining some programming language memory models: C/C++ [5], JavaScript [7], Java [3] and many others. However, the framework does not fully solve the problem for programming languages like C/C++ (even though it is currently used for defining C/C++ memory models in their standards [5]) which are oriented on zero cost abstraction over architectures like and and support for compiler optimizations which

<sup>3</sup> This claim is supported by our data acquired from Google Scholar, see *sec:methodology* for details

<sup>4</sup> <https://kotlinlang.org/>

<sup>5</sup> <https://riscv.org/>

may eliminate syntactic dependencies (for example, constant folding).

The problem is that the framework does not allow one to properly distinguish real (*semantic*) dependencies between instructions in programs from fake ones. For example, there is a real dependency between instructions in the snippet on the left and a fake dependency between instructions on the right:

$$\begin{array}{l|l} r := x & r := x \\ y := r & y := r * 0 \end{array}$$

For hardware models, it is not a problem since they respect all syntactic dependencies, whereas, in the case of a programming language memory model, if we want to support a compiler optimization which replaces  $r * 0$  with 0 in the code on the right, we have to either distinguish them and respect only real dependencies or ignore dependencies completely (as the model of does). Ignoring of dependencies in combination with support of *load-buffering behavior* of and leads to notorious *Out Of Thin-Air* (OOTA) executions [16] which break even basic reasoning principles about programs (discussed in more detail in § 4.3.4).

Many memory models using significantly different approaches and frameworks were proposed to solve the problem without a performance penalty: Java Memory Model (JMM) [3], Promising semantics [17, 18], Weakestmo [19], Modular Relaxed Dependencies (MRD) [20]. Others like RC11 [21] and the memory model [22] decided to solve the problem and provide more guarantees to a developer at the cost of some slowdown [23].

Even though dozens of memory models with different compromises and features were proposed for programming languages, there are no detailed surveys of them to the best of our knowledge. That motivated our work on this paper.

### 3. METHODOLOGY

The main purpose of our work was to study trade-offs in the design of a memory model for a programming language. Stronger memory models give more reasoning guarantees to programmers, while weaker models provide more optimization opportunities. We wanted to answer the following research question.

- How reasoning guarantees provided by a memory model to an end-user of a programming language narrow optimization opportunities for a language implementation?

To answer this question, we consulted the existing research studies in the field of programming language memory models. Our goal was to identify existing proposed memory models and classify them.

In order to compare memory models we used standard criteria developed in the literature.

**C.1 An optimality of compilation scheme.** A language with a memory model supporting optimal compilation schemes can be efficiently implemented on modern hardware. Contrary, the usage of nonoptimal compilation mappings induces a slowdown during an execution of a program, but can prevent an appearance of certain weak behaviors permitted by the hardware.

**C.2 A soundness of common program transformations.** During the optimizations passes a compiler of a programming language performs various source-to-source transformations. The more transformations a memory model of the language supports; the more compiler optimizations are potentially applicable to programs written in this language.

**C.3 Support of various reasoning guarantees,** which simplify the reasoning about the correctness of concurrent programs written in a given programming language.

In order to select memory models for our study, we performed the following search procedure. On the *first stage*, we manually selected 10 peer-reviewed research papers [3, 5, 7, 17, 19–22, 24, 25] whose main contribution was a proposal of a new PL weak memory model, and which were presented at highly ranked programming language conferences, such as “Symposium on Principles of Programming Languages” (POPL), “Conference on Programming Language Design and Implementation” (PLDI), and others. We then took the list of keywords from these papers. From this list of keywords we manually excluded those that were either too broad or too narrow. As a result we get three keyword phrases:

- Relaxed Memory Models;
- Weak Memory Models;
- Weak Memory Consistency.

On the *second stage* we used these phrases as search queries for the Google Scholar<sup>6</sup> search engine. For each query we took first 1000 entries from the search result.<sup>7</sup> We got a list of 2493 research items in total. As a sanity check, we verified that each of the 10 initially selected papers was contained in the selection.

On the *third stage* we removed from the selection duplicates and non-peer-reviewed papers. Also we decided to remove technical reports, theses, non-English publications, as well as short papers (up to 4 page long). After this stage 1077 research items have left.

Next, on the *fourth stage*, we further filtered the selection by consulting titles and abstracts of the papers. We included only the papers which are directly related to the topic of PL memory models and whose main focus is memory models themselves, as opposed to papers that only use established results about PL memory models, or papers related to adjacent topics.

<sup>6</sup> <https://scholar.google.com/>

<sup>7</sup> All search queries were performed on 24 September 2020

In particular, we filtered out papers related to the following adjacent topics:

- memory models of hardware, heterogeneous systems, and distributed systems;
- semantics of transactions and persistency;
- verification techniques for weak memory.

As a result we got 105 research items.

Finally, on the *fifth stage*, we carefully examined the remaining articles. In our final selection, we have included only those whose contribution was claimed to include:

- a new PL memory model;
- a study of an existing PL memory model;
- a refinement of an existing PL memory model.

In the end we got 40 research papers.

#### 4. CRITERIA FOR MEMORY MODELS

In this section we will have a closer look on criteria for programming language memory models, namely optimality of compilation scheme **C.1**, soundness of common program transformations **C.2**, and provided reasoning guarantees **C.3**. The criteria are bound to common programming primitives provided by the shared memory abstraction. Thus, we first introduce these programming primitives.

**Programming Primitives.** A memory model defines the semantics of the shared memory in the presence of concurrently executing threads. The shared memory consists of individual variables, each having a unique address.<sup>8</sup> Threads access these variables by performing loads or stores.<sup>9</sup>

Most programming language memory models distinguish *non-atomic* (sometimes also called *plain*) and *atomic* variables. The former generally should not be accessed concurrently from parallel threads. Depending on the particular programming language, concurrent accesses to non-atomic variables can be either prohibited by a type-system (e.g., Haskell [8, 26], Rust [27]), have undefined behavior (e.g., C/C++ [5, 28]), or being defined but have very weak semantics with almost no guarantees on the order in which concurrent threads can observe these accesses (e.g., Java [3]).

In turn, atomics are designed for concurrent accesses. Some memory models further distinguish several kinds of accesses to atomic variables. In these models the accesses to shared memory are annotated by so-called *access modes*. For example, the model (and a later revision of the Java [4] model), distinguish three modes: *relaxed* (*opaque* in terminology), *acquire/release*, and *sequentially consistent* (*volatile* in). They are denoted as **rlx**, **acq**, **rel** and **sc** correspondingly. Note that **acq** mode is only applicable to

load operations, while **rel** is only applicable to store operations. Non-atomic accesses are often considered to be the fourth access mode **na**.

The access modes are ordered by the guarantees they provide in exchange of optimization opportunities, as the following diagram shows.



On the one end of the spectrum are sequentially consistent accesses. They guarantee to restore the sequentially consistent semantics, if used properly (see § 4.3.1 for details). Non-atomic accesses, as we have already discussed, give little guarantee. Relaxed accesses also have very weak semantics, usually they provide only the *coherence* property (see § 4.3.2 for details). Finally, in the middle there are the acquire/release accesses. They are designed to support the message passing idiom [29]. A thread sends the message by performing a release write, another thread expecting a message can perform an acquire read. If the acquire read observes the release write, the two threads synchronize their views on shared memory.

Memory models also provide atomic *read-modify-write* operations. These include *compare-and-swap*, *exchange*, and variations of atomic increment, *fetch-and-add*, *fetch-and-sub*. Compare-and-swap (CAS) operation takes a shared variable, expected and desired values. It reads from the variable and compares the result with the expected value. If the two are equal, it substitutes the value of the variable to the desired value. In either case, the value read from the variable is returned as a result. Note that the above operations are guaranteed to be performed atomically, no other write to the shared variable can happen in-between the read and write parts of CAS. Exchange operation atomically replaces the value of the variable and returns the previously held value. Fetch-and-add and similar primitives perform the operation (addition, subtraction, *etc.*) atomically and unconditionally, returning the content of the shared variable prior to modification.

Locks sometimes considered to be a part of a memory model [3], as well as memory fence operations [5], which are related to hardware fence instructions (see § 4.1 for details).

Finally, a memory model can treat the shared memory not as a set of disjoint typed variables, but rather as a raw byte sequence, and permit so-called *mixed-size* concurrent accesses [30]. For example, in a mixed-size model it is allowed for an 8 byte load instruction to read from two concurrent adjacent 4 byte stores.

<sup>8</sup> Throughout the rest of paper, we use terms memory address and memory location interchangeably

<sup>9</sup> We use terms load/stores and reads/writes interchangeably

#### 4.1. Compilation Scheme

We next consider the first criterion **C.1** for programming language memory models — optimality of the compilation scheme. A *compilation scheme* is a mapping of programming language primitives into instructions of particular hardware architecture. In our setting we consider the primitives mentioned in § 4. The hardware architectures provide a similar set of instructions which usually contain plain load and stores,<sup>10</sup> read-modify-write operations, and also various memory fences.

A compilation scheme should be *sound*. In the context of this paper it means that a set of outcomes permitted by the hardware memory model for a compiled program should be a subset of outcomes permitted by the programming language model for the original program.

Let us consider an example. The program SB below is a variant of Dekker's Lock from § 1.

$$\begin{array}{l|l} x := 1 & y := 1 \\ r_1 := y & r_2 := x \end{array} \quad (\text{SB})$$

Assume that the memory model of the programming language is sequential consistency, and it should be compiled to hardware. If one would compile all loads and stores to plain load and store instructions of,<sup>11</sup> the outcome  $[r_1 = 0, r_2 = 0]$  would be allowed for the compiled program (and it can actually be observed in practice), since the memory model of permits this outcome. It can be obtained as a result of *store buffering* optimization (hence the name of the program SB). The store  $x1$  can be buffered and executed after all other instructions of the program. Yet the outcome  $[r_1 = 0, r_2 = 0]$  is not sequentially consistent. Therefore the proposed compilation scheme, which maps all loads and stores to the plain load and stores is *unsound*. Unsoundness of a compilation scheme has dramatic consequences as it may break the correctness of a program.

A sound compilation scheme for the sequential consistency can compile a store as a plain store followed by the mfence instruction [5, 9] as demonstrated below:

$$\begin{array}{l|l} x := 1 & y := 1 \\ \text{mfence} & \text{mfence} \\ r_1 := y & r_2 := x \end{array} \quad (\text{SB+MFENCE})$$

The mfence is a special memory fence instruction of architecture that flushes the store buffer of the thread. For the program SB+MFENCE the outcome  $[r_1 = 0, r_2 = 0]$  is forbidden by the memory model.

Although the modified compilation scheme is sound for SC, it is not *optimal* [31], in a sense that it requires to use memory fence instructions, which usually induce a performance penalty of about 10–30% [32, 33]. Unfortunately, it is not possible to have compilation mapping to modern hardware architectures for the SC model which is both *sound and optimal*. This fact makes the memory model unsuitable for high-performance programming languages and serves as the stimulu for weakening of memory models.

In this paper, when speaking about compilation schemes, we will consider the following hardware memory models: x86, Armv7, Armv8, and POWER, and, for two main reasons. First, these hardware architectures are the most widespread today. Second, they have received a lot of attention from the research community recently. As a result of this effort, there were developed rigorous formal specifications of these models [9, 11, 14, 15].

#### 4.2. Program Transformations

The next criterion **C.2** for memory models is the soundness of program transformations, which are source-to-source transformations of code which applied during optimization passes of a compiler.

*Sound* transformations should preserve the semantics of a program. In our context, similarly to the soundness of compilation scheme, it means that a set of outcomes of the transformed program should be a subset of outcomes of the original one.

Going back to the SB example, assume the sequential consistency model again and consider a transformation that reorders the store instruction past the following load instructions in the left thread, assuming the load and store operate on the disjoint memory locations:

$$\begin{array}{l|l} x := 1 & y := 1 \\ r_1 := y & r_2 := x \end{array} \quad \rightsquigarrow \quad \begin{array}{l|l} r_1 := y & y := 1 \\ x := 1 & r_2 := x \end{array}$$

For the transformed version of the program (on the right), the outcome  $[r_1 = 0, r_2 = 0]$  is sequentially consistent. Yet for the original one (on the left) it is not. It means that the aforementioned program transformation is unsound for SC.

We next present a list of various program transformations considered in the literature on weak memory models with a short description of each one. Note that the list is far from being complete regarding to transformations used in optimizing compilers [34]. For example, it lacks common loop optimizations, because the theory of relaxed memory models still struggles with problems of liveness properties [35], needed for studying these transformations formally.

The transformations we consider can be split into two subcategories: *local* and *global*. Local transformations rewrite a small piece of code within a single thread. Global transformations may need to consider a

<sup>10</sup>Some architectures also provide various types of load and stores matching the access modes annotations, lda — load acquire, and stl — store release on 8.

<sup>11</sup>On MOV instruction is used as both plain load from memory and plain store to memory instructions.

whole program (or a large part of it) spanning multiple threads in order to perform a rewriting.

**4.2.1. Local Transformations. Reordering of Independent Instructions.** This transformation reorders two adjacent independent memory accessing instructions operating on different memory locations. Depending on a particular pair of instructions it can be further split into store/load, store/store, load/load, and load/store reorderings.

$x := v; \quad r := y \rightsquigarrow r := y; \quad x := v \text{ store/load, SL}$

$x := v; \quad y := u \rightsquigarrow y := u; \quad x := v \text{ store/store, SS}$

$r := x; \quad s := y \rightsquigarrow s := y; \quad r := x \text{ load/load, LL}$

$r := x; \quad s := v \rightsquigarrow y := v; \quad r := x \text{ load/store, LS}$

**Elimination of Redundant Access.** In a pair of two adjacent instructions accessing same memory location one of them can be eliminated if its effect is subsumed by another. For example, two stores writing to the same variable can be replaced by a single store. Similarly to the reorderings, there exist four kinds of eliminations depicted below.

$x := v; \quad r := x \rightsquigarrow x := v; \quad r := v \text{ store/load, SL}$

$r := x; \quad s := x \rightsquigarrow r := x; \quad s := r \text{ store/store, SS}$

$r := x; \quad x := r \rightsquigarrow r := x \text{ load/store, LS}$

$x := v; \quad x := u \rightsquigarrow x := u \text{ store/store, SS}$

**Irrelevant Load Elimination.** Yet another elimination transformation which removes a load instruction if its result is never used.

$r := x \rightsquigarrow \epsilon \mid r \text{ is never used}$

**Speculative Load Introduction.** An inverse to the previous transformation, the load introduction inserts a load instruction in an arbitrary place of a program.

$\epsilon \rightsquigarrow r := x \mid r \text{ is never used}$

It can be used in combination with the load/load elimination to move a load instruction out from one branch of a conditional:

$\text{if } (e) \text{ then } \{r := x\} \rightsquigarrow s := x; \text{ if } (e) \text{ then } \{r := s\}$   
 $\mid s \text{ is never used}$

**Roach Motel Reordering.** This class of reorderings moves memory access instructions into synchronization blocks. For example, a store can be moved past a lock acquisition. Intuitively, such reorderings can only increase synchronization of a program, which means that the transformed program should exhibit less non-determinism and have fewer outcomes.

Non-atomic accesses can be moved freely inside a critical section, past a lock acquisition or prior a lock release. Besides that, a store can be moved after a lock, and load can be moved prior an unlock. Similar rules apply to reorderings around acquire and release accesses and fences, where an acquire operation

behaves similarly to lock, and release operation similarly to unlock.

$r :=_{na} x; \quad \text{lock}(l) \rightsquigarrow \text{lock}(l); \quad r :=_{na} x$

$x :=_o v; \quad \text{lock}(l) \rightsquigarrow \text{lock}(l); \quad r :=_o v$

$\text{unlock}(l); \quad x :=_{na} v \rightsquigarrow x :=_{na} v; \quad \text{unlock}(l)$

$\text{unlock}(l); \quad x :=_o x \rightsquigarrow r :=_o x; \quad \text{unlock}(l)$

**Strengthening.** Similarly to the roach motel reordering, the strengthening transformation increases synchronization by replacing an access mode of an operation by a stronger one. For example, a non-atomic access can be replaced by a sequentially consistent access:

$r :=_o x \rightsquigarrow r :=_{sc} x \mid o \sqsubseteq o'$

$r :=_o v \rightsquigarrow x :=_{sc} v \mid o \sqsubseteq o'$

**Trace Preserving Transformations.** This wide class contains all local transformations which do not change a set of traces of a thread [36]. Trace is a sequence of visible side-effects performed by a thread (loads and stores to shared memory are also viewed as side-effects). An example is the classic *constant folding* [34, 37] transformation. Here is a particular example of the constant folding application:

$x := 0 + v \rightsquigarrow x := v$

**Common Subexpression Elimination.** CSE is yet another classic transformation [34] which searches for instances of identical expressions and removes redundant computations. Here is an example:

$r_1 := x + y; \quad r_2 := x + y \rightsquigarrow r_1 := x + y; \quad r_2 := r_1$

#### 4.2.2. Global Transformations. Register Promotion.

If a compiler can determine that a shared variable is accessed only from a single thread, it can replace the variable by a thread-local register.

$x := v; \quad r := x \rightsquigarrow s := v; \quad r := s$

$\mid x \text{ is not accessed from other threads}$

$\mid s \text{ is a fresh register}$

**Thread Inlining.** Sequentialization or thread inlining is a transformation that merges two threads into one. Quite surprisingly, this seemingly harmless transformation is challenging for many memory models.

$P \parallel Q \rightsquigarrow P; Q$

**Value Range Based Transformations.** Transformations of this class can be applied if a program satisfies some invariant deduced by a global value-range analysis. For example, in a program below the conditional statement can be eliminated since a static analysis can deduce invariant  $x \geq 0$ .

$r_1 := x$   
 $\text{if } (r_1 \geq 0) \text{ then } \left\| \begin{array}{l} r_2 := x \\ y := 1 \end{array} \right\| \rightsquigarrow \left\| \begin{array}{l} r_1 := x \\ y := 1 \end{array} \right\| \left\| \begin{array}{l} r_2 := x \\ y := r_2 \end{array} \right\|$

### 4.3. Reasoning Guarantees

Finally, we discuss the third criterion 3 – reasoning guarantees provided by memory models.

**4.3.1. DRF Theorems.** When reasoning about concurrent code, most programmers assume sequentially consistent memory model. Of course, it would be improper to require from programmers to always keep in mind all the intricacy of weak memory models, as it only complicates an already difficult task of establishing the correctness of concurrent programs. The *data-race freedom* [3] property, for short, is designed to solve this problem. It guarantees that well-synchronized programs have only sequentially consistent outcomes. In other words, it allows programmers to assume simpler sequentially consistent model if they properly use synchronization primitives.

Let us consider an example. Remember the SB program from § 4.1. As we demonstrated, under a weak memory model this program can have the weak outcome  $[r_1 = 0, r_2 = 0]$ . Nevertheless, one can restore the semantics. One way to do this is to use locks, as the following listing demonstrates:

lock(l)		lock(l)	(SB+LOCK)
x := 1		y := 1	
r <sub>1</sub> := y		r <sub>2</sub> := x	
unlock(l)		unlock(l)	

A DRF-compliant weak memory model should guarantee that this program has only sequentially consistent outcomes:  $[r_1 = 0, r_2 = 1]$ ,  $[r_1 = 1, r_2 = 0]$ , or  $[r_1 = 1, r_2 = 1]$ .

Alternatively, if model provides access mode, a programmer can annotate all memory accesses by this mode to restore sequential consistency:

x := <sub>sc</sub> 1		y := <sub>sc</sub> 1	(SB+SC)
r <sub>1</sub> := <sub>sc</sub> y		r <sub>2</sub> := <sub>sc</sub> x	

More formally, theorem for a weak model  $M$  states that a program has only sequentially consistent outcomes under  $M$  if it has no data-races under sequentially consistent memory model (or all accesses participating in such race are annotated by sc).

The theorem allows one to reduce reasoning under a weak memory model to reasoning under the sequential consistency. It is sufficient to prove that a program has no data-races under the in order to derive that this program has only outcomes.

The DRF theorem in the formulation given above is sometimes called *external data-race freedom* (eDRF), in order to distinguish it from the *internal data-race freedom* (iDRF) [7, 38]. The latter guarantees the SC semantics for a program under weak model  $M$  only if the program has no races under **model M itself**. Note that the internal DRF gives a weaker guarantee compared to the external DRF. It does not allow to completely avoid the reasoning in term of the weak

memory model, because one has to first show that the program is race-free under relaxed model. As we will demonstrate later (see § 6.3) the internal is a compromise for a certain class of memory models which does not admit the external.

**4.3.2. Coherence.** As we demonstrated, memory models of modern hardware architectures do not provide the sequentially consistent semantics. Yet they usually provide a weaker property called *sequential consistency per location*, also known as *coherence* [12]. Following hardware models many programming language level memory models also provide this property.

The coherence property ensures that all stores to each particular location can be totally ordered and that the resulting order, the *coherence order*, reflects the order in which stores propagate from threads into the main memory. In particular, coherence implies that programs consisting only of accesses to a single memory location have sequentially consistent semantics. For example, consider the following program:

x := 1		x := 2	(COH)
r <sub>1</sub> := x		r <sub>2</sub> := x	

The coherence prescribes memory model to assign to this program only the sequentially consistent outcomes:  $[r_1 = 1, r_2 = 2]$ ,  $[r_1 = 1, r_2 = 1]$ , or  $[r_1 = 2, r_2 = 2]$ . A non-coherent model additionally may permit the outcome  $[r_1 = 2, r_2 = 1]$ . For example, the memory model actually allows this outcome [3].

**4.3.3. Undefined Behavior.** As we already briefly mentioned, some memory models, e.g., C/C++, treat racy programs as having *undefined behavior* [28] if at least one of the accesses participating in a race is a non-atomic access. In other words, for these programs any outcome is possible. This property is also sometimes called the *catch-fire semantics*.

The practical payoff of this approach is that it enables the optimal compilation scheme for non-atomic accesses and makes any sequentially valid transformation applicable to them. Indeed, effects of hardware and compiler optimizations can only be observed due to racy accesses from concurrent threads. If such accesses are said to imply undefined behavior and give no guarantee, effects of these optimizations become indistinguishable.

**4.3.4. Speculative Execution and Out of Thin-Air Values.** In order to introduce the last two properties, we turn to an example:

r <sub>1</sub> := x		r <sub>2</sub> := y	(LB)
y := 1		x := r <sub>2</sub>	

Assume a weak memory model admitting the outcome  $[r_1 = 1, r_2 = 1]$  for this program. For example, hardware memory models of 7, 8, and allow this outcome, and it can even be actually observed on some 7 machines [39].

**Table 1.** Classes of memory models and their properties

Class	# Models	Compilation				Transformations																Reasoning					
						Local												Global									
		x86	POWER	Armv7	Armv8	Reordering				Elimination				ILE	SLI	RM	S	TP	CSE	RP	TI	VR					
						SL	SS	LL	LS	SL	SS	LL	LS														
Sequential Consistency	2	-	-	-	-	-	-	-	-	+	+	+	+	+	+	+	+	-	+	+	+	+	+	+	+	+	+
Total/Partial Store Order	2	+	-	-	-	+	-	-	+	+	+	+	+	-	+	+	-	+	-	-	-	-	+	+	+	+	+
Program Order Preserving	3	+	-	-	-	+	+	-	+	+	+	+	+	-	-	-	+	+	+	+	-	+	+	+	+	+	+
Syntax. Dep. Preserving	2	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	-	-	-	-	-	+	+	+	-	+	
Semantic Dep. Preserving	7	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	-	+	+	+	+	+	-	+
Out of Thin-Air	5	+	+	+	+	+	+	+	+	+	+	+	+	-	-	-	+	+	+	-	+	-	-	+	+	-	-

The outcome  $[r_1 = 1, r_2 = 1]$  cannot be obtained by some *in-order* execution of the program. To enable this kind of behaviors for programs, a memory model has to utilize some form of *speculative execution* [16, 40]. That is, during the execution, the load  $r_1.x$  needs to be buffered and the store  $y1$  needs to be executed out of order (hence the name of the program LB — *load buffering*).

However, unrestricted speculations can lead to disruptive results. A store executed out of order can turn into a self-fulfilling prophecy [16]. Consider the following variation of the load buffering program.

$$\begin{array}{l} r_1 := x \parallel r_2 := y \\ y := r_1 \parallel x := r_2 \end{array} \quad (\text{LB+data})$$

Here, a hypothetical abstract machine can speculate to perform a store of value 1 into the variable  $y$  from the left thread, then read this value in the right thread, write it to the variable  $x$  and then read it back in the left thread closing the paradoxical causality cycle. The value 1 in the example above appears *out of thin-air* and then justifies itself leading to the confusing outcome  $[r_1 = 1, r_2 = 1]$ .

As we will see in § 6, speculative execution is required to enable certain program transformations. However, speculations should be properly constrained in order to prevent thin-air values. In § 6.4, § 6.6 we will see how various memory models deal with this problem.

## 5. COMPARISON

We performed a comparison of the memory models found via the search procedure described in § 3 by

the criteria given in § 4. A particular challenge of this comparison was the fact that consulted research papers often use different terminology, have incomplete information about models, and sometimes they even contradict each other. We tried to approach these challenges by the following means. First, we used consistent terminology to denote the properties of the memory models, as presented in § 4. Second, we complemented the information about each particular memory model from different sources. If after this procedure some particular property was still unclear, we left it as unknown.

Based on our comparison of the memory models, we identified six classes of them: sequentially consistent models, models with total or partial order on stores, program order preserving models, syntactic dependency preserving models, semantic dependency preserving models, and models with out of thin-air values. The models from the same class have the similar compilation mappings, set of sound program transformations, and provided reasoning guarantees. We first present the result of our comparison on a per-class basis (see Table 1), and then give a more detailed comparison with respect to individual models (see Table 2). Thus we have an opportunity to first discuss common principles behind programming language relaxed memory models in general, and then dive deeper into the details of each particular model.

In both Tables 1 and 2 we order the memory models by their strength. The strongest models are located at the top rows of the tables, while the weakest are at the bottom.

The columns of both tables correspond to the properties of the memory models. In order to be concise, we chose a binary classification for all properties, the



Table 2. Memory models and their properties

Class	Model	Compilation				Transformations														Reasoning																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
						Local														Global																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
						Reordering				Elimination				ILE	SLI	RM	S	TP	CSE	RP	TI						VR																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
		x86	POWER	Armv7	Armv8	SL	SS	LL	LS	SL	SS	LL	LS	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+</

**Table 3.** Features supported by memory models Class Model Features

Class	Model	Features								
		NA	RLX	RA	SC	F-RA	F-SC	RMW	LK	MIX
Sequential Consistency	EtE-SC [32, 40]	—	—	—	+	—	—	—	—	—
	VbD [33, 41]	+	—	—	+	—	—	+	+	—
	SC-Hs [8]	+	—	—	+	—	—	+		—
	DRFx [42]	+	—	—	+	—	—	—	—	—
Total/Partial Store Order	BMM [43]	+	—	—	+	—	—	—	—	—
	RMMOA [44]	+	—	—	—	—	—	—	+	—
Program Order Preserving	RC11 [21]	+	+	+	+	+	+	+	—	—
	ORC11 [47]	+	+	+	—	—	—	+	—	—
	RAR [46]	—	+	+	—	—	—	+	—	—
	CRC [45]	+	—	+	—	—	+	+	—	—
Syntax. Dep. Preserving	OCMM [22]	+	—	—	+	—	—	+	—	—
	JAM [4]	+	+	+	+	+	+	+	—	—
	LKMM [48]	—	+	+	—	+	+	+	—	—
	OHMM [49]	+	—	—	+	—	—	—	+	—
Semantic Dep. Preserving	JMM [3]	+	—	—	+	—	—	+	+	—
	PRM [17]	+	+	+	—	+	+	+	+	—
	WMO [19]	+	+	+	+	+	+	+	—	—
	CSRA [25]	+	+	+	—	—	—	+	+	—
Out of Thin-Air	WJES [24]	—	+	—	—	—	—	+	+	—
	MRD [20]	—	+	—	—	—	—	—	+	—
	GOS [51]	+	—	—	—	—	—	—	+	—
	C11 [5]	+	+	+	+	+	+	+	+	+
	JSM [7]	+	—	—	+	—	—	+	+	+
	RMC [58]	—	+	+	+	+	+	+	—	—
	RAO [59]	+	—	—	+	—	—	—	—	—
	TSC [39]	+	—	—	+	—	—	—	+	—

model is either said to satisfy a given property or not. We also split properties into several subgroups.

The first group is devoted to an optimality of compilation mappings to target hardware architectures. We classify a compilation scheme as either optimal or not, in the following sense. We chose the weakest possible access mode supported by a model and consider the compilation scheme for memory accesses annotated by this mode. For memory models that treat racy non-atomic accesses as undefined behavior, we consider the compilation mapping for the weakest atomic access mode that model provides. It is because the catch-fire semantics for racy non-atomics trivially permits the optimal compilation mapping (see § 4.3.3). We say that the compilation scheme is *optimal* if accesses annotated by the chosen mode can be compiled just as plain load and store instructions of a given hardware architecture (without use of memory fences or other auxiliary code).

The second group is dedicated to a soundness of various program transformations. The classification is also binary: a transformation is either sound or unsound in a given memory model (in the sense stated in § 4.2). Again, to be concise, we do not consider all combinations of program transformations and memory access modes. Instead, we consider the weakest possible accesses which have fully defined semantics. We further split the transformations into global and local as in § 4.2.

The third group corresponds to reasoning principles guaranteed by the model. In particular, we check whether a model provides the external DRF guarantee (see § 4.3.1), whether it provides the coherence property (see § 4.3.2), whether it has fully defined semantics for all types of accesses, the model does not treat racy non-atomic accesses as undefined behavior (see § 4.3.3), whether the model utilizes in-order execution (as opposed to speculative out-of-order execution),

and whether it forbids out of thin-air values (see § 4.3.4).

In Table 2 each row corresponds to a specific memory model, denoted by its abbreviation, and thus each cell describes a particular property of that particular model. We marked a cell by  $\pm$  if the corresponding model satisfies the given property, and we marked it by  $-$  otherwise. If the property was not studied in the research papers, we color the cell in gray ■.

Each row of the table 1 corresponds to a class of memory models. We marked a cell by  $\pm$  if the majority of models in the given class satisfy the property. If less than the majority of models satisfy the property we mark the corresponding cell by  $\pm$ . Finally, if none of the models satisfy the property, we mark the cell by  $-$ . Note that when counting the majority, we omit the unknowns. Also, if a given property was not studied in the context of some class of models (in Table 2 it is marked by gray color for all models in this class) in Table 1 we mark the corresponding cell by  $-$ . That is, in Table 1 symbols  $\pm$  denote positive knowledge, while  $-$  denotes negative knowledge or an absence of information.

Besides Tables 1, 2 which describe properties of the memory models, we also present table: features that provides a list of features supported by the models. In this table each row corresponds to a particular memory model. Columns correspond to supported features. In particular, we check what types of access modes are supported: non-atomic (NA), relaxed (RLX), release/acquire (RA), sequentially-consistent (SC); what types of fences are supported: release/acquire (F-RA) and sequentially-consistent (F-SC); whether the atomic read-modify-write operations are supported (RMW), whether the model handles locks explicitly (LK), and whether it supports mixed-size accesses (MIX).

## 6. ANALYSIS

In this section we discuss each identified class of memory models in more detail. Based on the data from Table 1, we derive a relationship between a compilation scheme optimality, a soundness of transformations and reasoning guarantees. In particular, we show how the support of some reasoning guarantees disables some program transformations and requires a more heavyweight compilation mapping to hardware.

We start with a discussion of the class of sequentially consistent models § 6.1. Then we proceed to the class of totally and partially store ordered models § 6.2. After that we switch to the class of very weak models permitting thin-air values § 6.3. Then we describe various solutions tackling the problem of thin-air values, namely program order preserving models § 6.4, syntactic dependency preserving models § 6.5, and semantic dependency preserving models § 6.6.

In § 6.7 we also discuss the particular properties of models, namely the coherence and the catch-fire semantics, which are orthogonal to the main partitioning into classes, but nonetheless they affect the soundness of certain program transformations.

### 6.1. Sequential Consistency

Sequential Consistency (SC) is one of the most intuitive models of concurrency. Under this model, one can represent a state of the memory as a simple mapping from memory locations to their values. Then each outcome can be obtained by sequential execution of some interleaving of threads' instructions.

SC renders many common transformations unsound, including all kinds of instruction reorderings and common subexpression elimination [32, 36]. The fact that instruction reorderings are forbidden makes the model expensive to implement on modern hardware since even the relatively strong hardware model of performs store/load reordering. Therefore, in order to preserve the sequential consistency during compilation, a compiler need to emit heavyweight memory fences between store and load instructions, which makes the compilation mappings far from being optimal.

In terms of reasoning guarantees, however, SC is quite a pleasant model. It gives the external DRF and the coherence properties for free, because it assigns to programs only sequentially consistent outcomes by definition.

The conceptual simplicity of SC have inspired many researchers to adopt it and to try to mitigate the induced performance penalty. The recurring idea was to somehow separate thread-local and shared mutable memory. Accesses to thread-local memory can be compiled without memory fences and are subject to a wider range of local transformations. To safely distinguish between two types of memory researches proposed to utilize a type-system [8], static [41] or dynamic [42] analysis, a hardware support [41, 43] or some combination of the above.

Despite these efforts SC still induces considerable slowdown, especially on weak hardware. For instance, on 8 machines the slowdown can be up to 70% [42]. Moreover, while these optimization typically reduce penalties on thread-local accesses (a common case), they are likely to have a lesser impact on specific applications which heavily utilize concurrency, for example, lock-free data structures. Finally, modern compilers usually require a significant amount of engineering work and rewrite in order to preserve SC [32, 42].

### 6.2. Total or Partial Store Order

The next class of PL memory models we consider was inspired by the *total store order* (TSO) and the *partial store order* (PSO) models. TSO and PSO are mem-

ory models of  $\times 86$  [9] and SPARC [60] hardware correspondingly. In these models threads are equipped with *store buffers*. All store operations go to these buffers before they propagate into the main memory.

Models of this class can be compiled down to the hardware without any performance penalty, since implements TSO model itself. However, on weaker hardware like POWER a compiler need to emit essentially as many fences as to enforce SC [61].

This class permits more program transformations than SC. Store buffers enable store/load reorderings in case of TSO, and additionally store/store reorderings in case of PSO. The TSO and PSO models are weaker than the, but they are still relatively strong – the external DRF and the coherence properties hold.

Therefore these models do not have any significant benefits in terms of the reasoning guarantees compared to SC, but induce a similar performance penalty on architectures weaker than. Hence a choice of TSO and PSO as a programming language level memory model is reasonable only if the language targets the x86 hardware solely.

### 6.3. Out of Thin-Air Values

We next move on to the other end of a memory models' spectrum. We consider the class uniting the weakest models from our list. These models enable efficient compilation mappings and almost all reasonable program transformations, but at a cost of introducing thin-air values (§ 4.3.4).

Let us revisit the load buffering program:

$$\begin{array}{ccc} r_1 := x & \parallel & r_2 := y & y := 1 & \parallel & r_2 := y \\ y := 1 & \parallel & x := r_2 & \rightsquigarrow & r_1 := x & \parallel & x := r_2 \end{array} \quad \begin{array}{c} \text{(LB)} \\ \text{(LBtr)} \end{array}$$

Program on the right LBtr can be obtained from the program on the left LB via the load/store reordering. The outcome  $[r_1 = 1, r_2 = 1]$  is valid for LBtr. Therefore under a memory model where the load/store reordering is a sound transformation, this outcome should also be valid for LB. As we demonstrated in § 4.3.4 in order to allow this outcome, memory models needs to utilize speculative execution.

We also demonstrated that unrestricted speculations can lead to so called thin-air values which break fundamental reasoning principles [16, 38]. In the presence of thin-air values type safety and security guarantees can be violated, and compositional reasoning is impossible. Moreover, they are also incompatible with the external property. To see this consider yet another variation of the load buffering program:

$$\begin{array}{ccc} r_1 := x & \parallel & r_2 := y \\ \text{if } (r_1) \{ & \parallel & \text{if } (r_2) \{ \\ \quad y := 1 & \parallel & \quad x := 1 \\ \} & \parallel & \} \end{array} \quad \text{(LB+ctrl)}$$

For a memory model admitting thin-air values (as e.g., C11 [5]), the outcome  $[r_1 = 1, r_2 = 1]$  is valid (a justification is the same as for the LB+data example from § 4.3.4). Not only this outcome is completely unintuitive, but it also contradicts the external guarantee. Indeed, under SC the program above has a single valid execution with the outcome  $[r_1 = 0, r_2 = 0]$  containing no data-races, thus under a DRFcompliant model it should also have this sole outcome.

The counter-intuitive behavior of OOTA models, together with the fact that they break important reasoning principles, has lead over the time to the consensus in the research community that these models are not suited well for the role of programming languages memory models [16, 38]. A lot of effort has been put to forbid problematic thin-air outcomes, while still keep the compilation scheme as efficient as possible and enable as many transformations as possible. In the rest of this section we describe various proposals tackling the thin-air problem.

### 6.4. Program Order Preserving

The most straightforward way to forbid thin-air values was proposed by Boehm and Demsky [16]. The idea is to simply prohibit any kind of speculative execution, which can be achieved by forbidding load/store reorderings altogether. This fix not only restores the external and other reasoning guarantees [21], but also leads to a much simpler model. The abstract machine implementing the memory model does not need to resort to speculative execution and can perform threads' instructions in-order. A memory storage can be implemented as a monotonically growing history of messages, with each thread having its own view on a frontier of this history [22, 47].

Lahav et al. [21] formalized this approach to the thin-air problem and studied it extensively. The authors were shown that many program transformations are still sound in this setting, with the obvious exception of the load/store reordering itself (see Table 1 details).

The compilation mapping to remain efficient, since this architecture already guarantee to preserve order between loads and subsequent stores. However, weaker architectures (Arm, POWER) do not guarantee that, and thus additional measures are required. Boehm and Demsky [16] proposed to compile every relaxed load as a plain load followed by a spurious conditional jump instruction, which introduces a dependency between the load and subsequent stores. Arm and POWER hardware preserves this dependency, and thus it also retains the load/store ordering. Ou and Demsky [23] studied a performance penalty required to preserve load/store ordering between **relaxed atomics only** on the 8 hardware and reported a negligible overhead of 0% on average and 6.3% in maximum on a set of benchmarks implementing various concurrent

data-structures, locks, stacks, queues, dequeues, maps. Note that the overhead is expected to be greater if the compilation scheme is required to preserve the ordering between non-atomic accesses as well.

### 6.5. Syntactic Dependencies Preserving

The alternative conceptually simple solution to thin-air values problem is to preserve *syntactic dependencies* [16, 49]. Under this approach reordering of independent load/store pairs is allowed. However, reordering is forbidden if a store depends on the value read by a load either because this value was used to compute the value written by the store (*data dependency*), or it was used to compute the memory address of the store (*address dependency*), or else a control-flow path lead to the store was dependent on this value (*control dependency*). For example, giving the program LB+data the store  $y := r_1$  depends on the load  $x := r_1$  since it writes the value read by the load.

Note that these kind of dependencies are computed following the syntax of a program (hence the name) as opposed to *semantic dependencies*. For example, giving the modified version of the LB+data program below, the store to y in the left thread is still considered to have syntactic dependency on the previous load.

$$\begin{array}{l} r_1 := x \\ y := 1 + 0 * r_1 \end{array} \quad \left\| \quad \begin{array}{l} r_2 := y \\ x := r_2 \end{array} \right. \quad (\text{LB+fakedata})$$

Here the syntactic dependency can be eliminated by the *constant folding* transformation – the expression  $1 + 0 * r_1$  can be reduced to value 1. Under a syntactic dependency preserving memory model a compiler, however, is prohibited to perform this optimization. Indeed, once a dependency is removed, nothing prevents to reorder a store before a preceding load. Even if a compiler itself does not perform this reordering, after the compilation hardware can do this during the execution.

This subtlety reveals the main drawback of syntactic dependency tracking models – trace preserving transformations (constant folding) are unsound in these models. Constant folding is one of the classic optimizations that any compiler might want to apply, and the fact that it is unsound makes an adoption of this class of models problematic. Note that hardware memory models apply a similar approach and usually have a notion of syntactic dependencies between memory operations [11, 12, 14]. Yet in this setting the unsoundness of trace preserving transformations is not a problem, since hardware does not perform such complex optimizations.

Ou and Demsky [23] examined the performance penalty of a syntactic dependency tracking compiler. They adjusted compiler optimization passes to preserve dependencies between **non-atomic and relaxed** accesses. They evaluated the dependency preserving version of the compiler infrastructure on 8 hardware

using benchmarks and reported a moderate slowdown of 3.1% on average and 17.6% in maximum.

### 6.6. Semantic Dependencies Preserving

The last approach to tackle thin-air problem is to construct a notion of *semantic dependencies*, which would precisely characterize what load/store pairs are independent and rule out fake dependencies like the one in LB+fakedata. A practical payoff of this approach is that it does not require significant modifications to existing compilers or hardware, and thus should not impose performance penalties. The ultimate goal is to enable the optimal compilation mappings, preserve most of the existing compiler optimizations, and at the same time maintain the important reasoning guarantees like external DRF.

It turns out that this task is quite challenging and to this date there is no strong consensus on how to achieve it. In order to give a satisfactory definition of semantic dependencies researchers had to resort to conceptually complex memory models [17, 19, 20, 24, 25, 52]. The main challenge in this line of work was to formally prove that these complex models indeed satisfy all the desired properties.

Currently the most complete approach of this class is the semantics [17, 18]. This model was proven to enable the optimal compilation schemes [62], and permit most local and global program transformations (with a notable exception of the thread inlining), while still preserving the external guarantee.

### 6.7. Secondary Classes

We also identified an alternative division of memory models into groups, which correspond to particular properties of a memory model, namely the coherence and the catch-fire semantics which treats racy programs as erroneous. We demonstrate how the presence of these properties affects the compilation mappings and the soundness of certain program transformations.

**6.7.1. Coherent Models.** The coherence property (i.e., SC-per-location, § 4.3.2) has a subtle effect on the common subexpression elimination optimization (CSE), which was first observed in the context of an early version of the memory model [63]. To see the problem, consider the program below (on the left) and the transformed version of this program after application of CSE (on the right). Note that the optimization has replaced the second access to variable x by a read from a register.

$$\begin{array}{l} r_1 := x \\ r_2 := y \\ r_3 := x \end{array} \quad \left\| \quad \begin{array}{l} y := 1 \end{array} \right. \quad \rightsquigarrow \quad \begin{array}{l} r_1 := x \\ r_2 := y \\ r_3 := r_1 \end{array} \quad \left\| \quad \begin{array}{l} y := 1 \end{array} \right.$$

Now assume that variables x and y point to the same memory location. Under this assumption the

outcome  $[r_1 = 0, r_2 = 1, r_3 = 0]$  is forbidden for a memory model respecting coherence. Indeed, the coherence guarantees sequential consistency per location, which means that for programs consisting of accesses to a single memory location (as the one above in the presence of aliasing) only the sequentially consistent outcomes are allowed. The outcome  $[r_1 = 0, r_2 = 1, r_3 = 0]$  cannot be obtained as the interleaving of instructions, and thus it should be forbidden. However, this outcome is allowed for the optimized version of the program.

Note that the compiler still can apply CSE to the program above, but only if it is able to prove that variables  $x$  and  $y$  point to disjoint memory locations, which can be achieved by alias analysis [64]. In fact, in this case CSE can be seen as a combination of instruction reordering and elimination transformations.

Therefore, the coherence property in general is not compatible with the common subexpression elimination. As for compilation schemes, coherence does not require any changes here and thus does not impose any performance penalty. It is because hardware models already guarantee coherence [9, 11, 12, 21].

**6.7.2. Catch-Fire Models.** A catch-fire semantics that treats racy non-atomic accesses as undefined behavior also affects soundness of a program transformations. As we already briefly discussed, it enables the optimal compilation mapping for non-atomic accesses and makes sequentially valid transformations applicable to them, but its impact is not limited to this observation. A catch-fire semantics also has an interesting interplay with the speculative load introduction.

Consider the following example:

$$\begin{array}{c} r := x \\ \text{if } (r) \{ \\ \quad s := y \\ \} \end{array} \quad \parallel \quad \begin{array}{c} y := 1 \\ \rightsquigarrow \end{array} \quad \begin{array}{c} r_1 := x \\ t := y \\ \text{if } (r) \{ \\ \quad s := t \\ \} \end{array} \quad \parallel \quad \begin{array}{c} y := 1 \end{array}$$

As we mentioned in § 4.2, the speculative load introduction can be used in combination with the load/load elimination to move a load instruction out of one branch of a conditional. In more detail, giving the example above, the speculative load introduction can be applied to add the load  $ty$  before the *if* statement, and then the load/load elimination can be used to replace the second load with an assignment.

The subtle point here is that while the left program is race free even under SC, the right program is racy under SC semantics, because of the race between load and store to  $y$ . This fact implies that if all accesses in the programs above are non-atomic, then a catch-fire semantics should treat the right program as having undefined behavior. In other words, the right program allows any outcome, while the left program allows only the outcome  $[r = 0]$ . Soundness of program transformation requires a set of outcomes of a transformed program to be a subset of outcomes of the orig-

inal program. This condition is clearly violated in our example.

Put simply, speculative load introduction in general is unsound in catch-fire memory models, because it can bring data-races into otherwise race-free programs. Since catch-fire semantics is sensitive to the presence of data-races it is incompatible with this transformation.

Note that this problem cannot be mitigated by forbidding only non-atomic load introduction and allowing atomic load introduction. Indeed, an introduced atomic load access still can race with some non-atomic load or store located elsewhere in a program.

## 7. GUIDE FOR CHOOSING A MODEL

In this section we provide a summary of our findings and present a short guide for researchers and system-level developers on how to choose a memory model based on design principles of a programming language.

A language that seeks to provide a clear semantics and high-level programming abstractions at the cost of some performance losses most definitely should adhere to simple memory models like sequential consistency.

Programming languages focusing on efficiency of compiled code, for example, C/C++, have to resort to weakest models admitting the optimal compilation mapping and wide range of program transformations. For these languages it would be natural to pick semantic dependency preserving models. However, these models are the most complicated ones which makes reasoning about programs' correctness under them challenging [65].

In the middle between two extremes are program order preserving models. Those are a reasonable choice for programming languages which may afford a moderate performance overhead in exchange of a simpler and more predictable program behavior [23].

A nice property of program order preserving models, compared to a syntax or semantic dependency preserving models, is that they do not utilize any form of speculative execution. This further simplifies the reasoning about the correctness of concurrent programs and better reflects the expectations of programmers. The price for this simplicity is that these models require sub-optimal compilation mappings to the and POWER hardware. In contrast, syntactic dependency preserving models can be efficiently implemented on Arm and POWER hardware, but these models do not support trace preserving transformations, including constant folding, and utilize speculative execution, leading to a more complicated semantics.

For languages adopting stronger models which require non-optimal compilation mappings and forbid certain program transformations there are some general optimization techniques and design decisions

which may partly mitigate the induced performance penalties.

A type system can serve as a great help in this task. Languages like Haskell, OCaml, Rust that statically distinguish and isolate memory regions which can be accessed and modified concurrently have a great advantage. These languages can identify precisely immutable and thread local variables and compile accesses to them without insertion of fences. Moreover, memory accesses to local variables are subject to a wide range of program transformations proven to be sound for single threaded programs.

Languages like which cannot utilize the type system to fully prevent racy accesses to non-atomic variables because of the backward compatibility, still can approximate a set of thread local variables using a conservative static escape analysis [66] or various dynamic techniques [42], and then apply similar optimizations to them.

Functional programming languages encourage programmers to use immutable data whenever possible. This style of programming minimizes the use shared memory and mitigates the performance impact of a strong memory model [8].

Finally, if the language tolerates undefined behavior, as C/C++ does, an alternative to a complex semantic dependency preserving model could be a program order preserving model which treats data races on non-atomic accesses as undefined behavior [16, 23]. In this case a compiler can use optimal compilation mappings and apply a wide range of transformations to non-atomics and at the same time have a simpler semantics for atomics.

**Choosing a Memory Model for.** As an example, consider,<sup>12</sup> a general-purpose programming language, which does not have a standardized memory model yet. Currently, can be compiled to bytecode, to code, or to native code via (for Linux, Windows, macOS, iOS, and other platforms).

The language is not oriented to system-level programming, that is, it does not have to provide zero cost abstraction over target hardware for shared memory accesses. Therefore a memory model which either preserves program order or syntax dependencies is suitable for Kotlin. Both approaches have moderate performance penalties. However, program order preservation works better for languages tolerating undefined behavior for data races involving non-atomic accesses (see [23]) since it allows to compile non-atomics as plain accesses to architectures like Arm and POWER which do not guarantee to preserve the program order. Even though having undefined behavior for in general might be undesirable, it is practically unavoidable because data races on non-atomics have undefined behavior under [6].

<sup>12</sup><https://kotlinlang.org/>

Among the two classes of models the most well-studied and feature-rich model is RC11 [21], which adds program order preservation to the memory model [5]. RC11 supports a superset of access types presented in JMM [3] and its extension JAM [4], and it is very close to the memory models of JavaScript [7] and LLVM [6] since both of them were inspired by C11.

That makes RC11 a good starting point for development of a memory model for Kotlin.

## 8. CONCLUSION AND FUTURE WORK

In this work we surveyed memory models proposed for various programming language. We compared them based on the common set of criteria developed in the literature and identified six main classes of memory models. We also presented a short guide on how to choose a suitable memory model based on the design of a programming language. We hope our work will be helpful for programming language researches and implementors, and will serve as a gentle introduction to the complex topic of weak memory models. Based on our analysis, we can suggest several possible directions for future work in the field.

The problems of the optimality of compilation schemes and the soundness of local program transformations are relatively well-studied. More recent memory models, RC11 [21], OCaml MM [22], Promising [17, 18], and Weakestmo [19], support a wide range of local transformations and have clear trade-offs in terms of compilation mappings. An exception is local transformations involving loops and recursion, their soundness was not studied formally. Global transformations also received a little attention so far, with few notable exceptions [18, 25]. The exact impact of these transformations on the design of memory models is yet to be discovered.

Whole program data-race freedom guarantees were also studied extensively [3, 17, 21, 38]. In contrast, the local data-race freedom [22] is a relatively new concept. We expect it as well as local reasoning guarantees in general [46, 67, 68] to receive more attention in the near future.

Mixed size accesses [30], which are already used in the JavaScript memory model [7] and realworld applications, for example, in the Linux kernel codebase [30], are understudied even for hardware. Proper understanding of them is an important direction for the community.

Semantic dependency preserving models are still an active area of research [17–20, 67, 68]. We expect those to be a subject to further refinement. An interesting line of work here would be the development of new reasoning principles beyond data-race freedom, which could improve the metatheory of these models and simplify reasoning about the correctness of programs.

Finally, comprehensive quantitative studies of the performance penalties induced by memory models are quite valuable. Although there is some work in this direction, [8, 22, 23, 33, 41, 42], the full picture is still unclear.

## ACKNOWLEDGMENTS

We thank Ori Lahav for his comments on the draft of this paper.

The reported study was funded by RFBR, project number 20-31-90088.

## REFERENCES

1. Dijkstra, E.W., Cooperating sequential processes, in *The Origin of Concurrent Programming*, Springer, 1968, pp. 65–138.
2. Lamport, L., How to make a multiprocessor computer that correctly executes multiprocess programs, *IEEE Trans. Comput.*, 1979, vol. 28, no. 9, pp. 690–691.
3. Manson, J., Pugh, W., and Adve, S.V., The Java memory model, *Proc. POPL'05*, Long Beach, CA, Jan. 12–14, 2005, pp. 378–391.
4. Bender, J. and Palsberg, J., A formalization of Java's concurrent access modes, *Proc. ACM Program. Lang.*, 2019, vol. 3, no. OOPSLA, pp. 1–28.
5. Batty, M., Owens, S., Sarkar, S., Sewell, P., and Weber, T., Mathematizing C++ concurrency, *Proc. POPL'2011*, Austin, TX, Jan. 26–28, 2011, pp. 55–66.
6. Chakraborty, S. and Vafeiadis, V., Formalizing the concurrency semantics of an LLVM fragment, *Proc. IEEE/ACM Int. Symp. on Code Generation and Optimization (CGO)*, Austin, TX, Feb. 4–8, 2017, pp. 100–110.
7. Watt, C., Pulte, C., Podkopaev, A., Barbier, G., Dolan, S., Flur, S., Pichon-Pharabod, J., and Guo, S.-y., Repairing and mechanising the JavaScript relaxed memory model, in *Proc. 41st ACM SIGPLAN Conf. on Programming Language Design and Implementation*, New York: Association for Computing Machinery, 2020, pp. 346–361.
8. Vollmer, M., Scott, R.G., Musuvathi, M., and Newton, R.R., SC-Haskell: sequential consistency in languages that minimize mutable shared heap, *ACM SIGPLAN Not.*, 2017, vol. 52, no. 8, pp. 283–298.
9. Sewell, P., Sarkar, S., Owens, S., Nardelli, F.Z., and Myreen, M.O., x86-TSO: a rigorous and usable programmer's model for x86 multiprocessors, *Commun. ACM*, 2010, vol. 53, no. 7, pp. 89–97.
10. Alglave, J., Fox, A., Ishtiaq, S., Myreen, M.O., Sarkar, S., Sewell, P., and Nardelli, F.Z., The semantics of power and ARM multiprocessor machine code, *Proc. 4th Workshop on Declarative Aspects of Multicore Programming*, Savannah, GA, 2009, pp. 13–24.
11. Sarkar, S., Sewell, P., Alglave, J., Maranget, L., and Williams, D., Understanding POWER multiprocessors, *Proc. 32nd ACM SIGPLAN Conference on Programming Language Design and Implementation PLDI'11*, San Jose, CA, 2011, pp. 175–186.
12. Alglave, J., Maranget, L., and Tautschnig, M., Herding cats: modelling, simulation, testing, and data mining for weak memory, *ACM Trans. Program. Lang. Syst.*, 2014, vol. 36, no. 2, pp. 7:1–7:74.
13. Chong, N. and Ishtiaq, S., Reasoning about the ARM weakly consistent memory model, *Proc. ACM SIGPLAN Workshop on Memory Systems Performance and Correctness: Held in Conjunction with the 13th Int. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS'08)*, Seattle, 2008, pp. 16–19.
14. Pulte, C., Flur, S., Deacon, W., French, J., Sarkar, S., and Sewell, P., Simplifying ARM concurrency: multi-copy-atomic axiomatic and operational models for ARMv8, *Proc. ACM Program. Lang.*, 2018, vol. 2, no. POPL, pp. 1–29.
15. Flur, S., Gray, K.E., Pulte, C., Sarkar, S., Sezgin, A., Maranget, L., Deacon, W., and Sewell, P., Modelling the ARMv8 architecture, operationally: concurrency and ISA, *ACM SIGPLAN Not.*, 2016, vol. 51, no. 1, pp. 608–621.
16. Boehm, H.-J. and Demsky, B., Outlawing ghosts: avoiding out-of-thin-air results, *Proc. Workshop on Memory Systems Performance and Correctness MSPC'14*, Edinburgh, 2014, pp. 7:1–7:6.
17. Kang, J., Hur, C.-K., Lahav, O., Vafeiadis, V., and Dreyer, D., A promising semantics for relaxed-memory concurrency, *Proc. 44th ACM SIGPLAN Symp. on Principles of Programming Languages POPL 2017*, Paris, 2017.
18. Lee, S.-H., Cho, M., Podkopaev, A., Chakraborty, S., Hur, C.-K., Lahav, O., and Vafeiadis, V., Promising 2.0: global optimizations in relaxed memory concurrency, *Proc. 41st ACM SIGPLAN Conf. on Programming Language Design and Implementation*, 2020, pp. 362–376.
19. Chakraborty, S. and Vafeiadis, V., Grounding thin-air reads with event structures, *Proc. ACM Program. Lang.*, 2019, vol. 3, no. POPL, pp. 1–28.
20. Paviotti, M., Cooksey, S., Paradis, A., Wright, D., Owens, S., and Batty, M., Modular relaxed dependencies in weak memory concurrency, in *Proc. European Symp. on Programming*, Cham: Springer, 2020, pp. 599–625.
21. Lahav, O., Vafeiadis, V., Kang, J., Hur, C.-K., and Dreyer, D., Repairing sequential consistency in C/C++11, *Proc. 38th ACM SIGPLAN Conf. on Programming Language Design and Implementation PLDI 2017*, Barcelona, 2017.
22. Dolan, S., Sivaramakrishnan, K., and Madhavapeddy, A., Bounding data races in space and time, *ACM SIGPLAN Not.*, 2018, vol. 53, no. 4, pp. 242–255.
23. Ou, P. and Demsky, B., Towards understanding the costs of avoiding out-of-thin-air results, *Proc. ACM Program. Lang.*, 2018, vol. 2, no. OOPSLA, pp. 1–29.
24. Jeffrey, A. and Riely, J., On thin air reads: towards an event structures model of relaxed memory, *Proc. 31st Annu. ACM/IEEE Symp. on Logic in Computer Science LICS'16*, New York, 2016.
25. Pichon-Pharabod, J. and Sewell, P., A concurrency semantics for relaxed atomics that permits optimisation and avoids thin-air executions, *ACM SIGPLAN Not.*, 2016, vol. 51, no. 1, pp. 622–633.
26. Marlow, S., et al., Haskell 2010 language report, 2010. <https://www.haskell.org/onlinereport/haskell2010>.



27. Klabnik, S. and Nichols, C., *The Rust Programming Language (Covers Rust 2018)*, No Starch Press, 2019.
28. Boehm, H.-J. and Adve, S.V., Foundations of the C++ concurrency memory model, *ACM SIGPLAN Not.*, 2008, vol. **43**, no. 6, pp. 68–78.
29. Lahav, O., Giannarakis, N., and Vafeiadis, V., Taming release-acquire consistency, *ACM SIGPLAN Not.*, 2016, vol. **51**, no. 1, pp. 649–662.
30. Flur, S., Sarkar, S., Pulte, C., Nienhuis, K., Maranget, L., Gray, K.E., Sezgin, A., Batty, M., and Sewell, P., Mixed-size concurrency: ARM, Power, C/C++ 11, and SC, *ACM SIGPLAN Not.*, 2017, vol. **52**, no. 1, pp. 429–442.
31. C/C++11 mappings to processors, 2011. <https://www.cl.cam.ac.uk/~pes20/cpp/cpp0xmap-pings.html>. Accessed Apr. 26, 2021.
32. Marino, D., Singh, A., Millstein, T., Musuvathi, M., and Narayanasamy, S., A case for an SC-preserving compiler, *ACM SIGPLAN Not.*, 2011, vol. **46**, no. 6, pp. 199–210.
33. Liu, L., Millstein, T., and Musuvathi, M., A volatile-by-default JVM for server applications, *Proc. ACM Program. Lang.*, 2017, vol. 1, no. OOPSLA, pp. 1–25.
34. Muchnick, S., *Advanced Compiler Design and Implementation*, Morgan Kaufmann, 1997.
35. Lahav, O., Namakonov, E., Oberhauser, J., Podkopaev, A., and Vafeiadis, V., Making weak memory models fair, 2020. arXiv:2012.01067.
36. Ševčík, J. and Aspinall, D., On validity of program transformations in the Java memory model, in *Proc. European Conf. on Object-Oriented Programming*, Springer, 2008, pp. 27–51.
37. Wegman, M.N. and Zadeck, F.K., Constant propagation with conditional branches, *ACM Trans. Program. Lang. Syst.*, 1991, vol. **13**, no. 2, pp. 181–210.
38. Batty, M., Memarian, K., Nienhuis, K., Pichon-Pharabod, J., and Sewell, P., The problem of programming language concurrency semantics, in *Proc. European Symp. on Programming Languages and Systems ESOP 2015*, Springer, 2015, pp. 283–307.
39. Maranget, L., Sarkar, S., and Sewell, P., A tutorial introduction to the ARM and POWER relaxed memory models, 2012. <https://www.cl.cam.ac.uk/~pes20/ppc-supplemental/test7.pdf>. Accessed Apr. 30, 2021.
40. Boudol, G. and Petri, G., A theory of speculative computation, in *Proc. European Symp. on Programming*, Springer, 2010, pp. 165–184.
41. Singh, A., Narayanasamy, S., Marino, D., Millstein, T., and Musuvathi, M., End-to-end sequential consistency, *Proc. 39th IEEE Annu. Int. Symp. on Computer Architecture (ISCA)*, Portland, 2012, pp. 524–535.
42. Liu, L., Millstein, T., and Musuvathi, M., Accelerating sequential consistency for Java with speculative compilation, *Proc. 40th ACM SIGPLAN Conf. on Programming Language Design and Implementation*, Phoenix, AZ, 2019, pp. 16–30.
43. Marino, D., Singh, A., Millstein, T., Musuvathi, M., and Narayanasamy, S., DRFx: a simple and efficient memory model for concurrent programming languages, *Proc. 31st ACM SIGPLAN Conf. on Programming Language Design and Implementation*, Toronto, 2010, pp. 351–362.
44. Demange, D., Laporte, V., Zhao, L., Jagannathan, S., Pichardie, D., and Vitek, J., Plan B: a buffered memory model for Java, *Proc. 40th Annu. ACM SIGPLAN-SIGACT Symp. on Principles of Programming Languages*, Rome, 2013, pp. 329–342.
45. Boudol, G. and Petri, G., Relaxed memory models: an operational approach, *ACM SIGPLAN Not.*, 2009, vol. **44**, no. 1, pp. 392–403.
46. Dodds, M., Batty, M., and Gotsman, A., Compositional verification of compiler optimisations on relaxed memory, in *Proc. European Symp. on Programming*, Springer, 2018, pp. 1027–1055.
47. Doherty, S., Dongol, B., Wehrheim, H., and Derrick, J., Verifying C11 programs operationally, *Proc. 24th Symp. on Principles and Practice of Parallel Programming*, Washington, 2019, pp. 355–365.
48. Dang, H.-H., Jourdan, J.-H., Kaiser, J.-O., and Dreyer, D., RustBelt meets relaxed memory, *Proc. ACM Program. Lang.*, 2020, vol. 4, no. POPL, art. no. 34, pp. 1–29.
49. Alglave, J., Maranget, L., McKenney, P.E., Parri, A., and Stern, A., Frightening small children and disconcerting grownups: concurrency in the Linux kernel, *Proc. 23rd Int. Conf. on Architectural Support for Programming Languages and Operating Systems*, Williamsburg, VA, 2018, pp. 405–418.
50. Zhang, Y. and Feng, X., An operational happens-before memory model, *Front. Comput. Sci.*, 2016, vol. **10**, no. 1, pp. 54–81.
51. Huisman, M. and Petri, G., The Java memory model: a formal explanation, *Proc. Workshop on Verification and Analysis of Multi-Threaded Java-Like Programs VAMP'07*, Lisbon, 2007, vol. 7, pp. 81–96.
52. Jagadeesan, R., Pitcher, C., and Riely, J., Generative operational semantics for relaxed memory models, in *Proc. European Symp. on Programming*, Springer, 2010, pp. 307–326.
53. Sarkar, S., Memarian, K., Owens, S., Batty, M., Sewell, P., Maranget, L., Alglave, J., and Williams, D., Synchronising C/C++ and POWER, *Proc. 33rd ACM SIGPLAN Conf. on Programming Language Design and Implementation*, Beijing, 2012, pp. 311–322.
54. Batty, M., Memarian, K., Owens, S., Sarkar, S., and Sewell, P., Clarifying and compiling C/C++ concurrency: from C++ 11 to POWER, *ACM SIGPLAN Not.*, 2012, vol. **47**, no. 1, pp. 509–520.
55. Vafeiadis, V., Balabonski, T., Chakraborty, S., Morisset, R., and Nardelli, F.Z., Common compiler optimisations are invalid in the C11 memory model and what we can do about it, *Proc. 42nd Ann. ACM SIGPLAN-SIGACT Symp. on Principles of Programming POPL'15*, Mumbai, 2015, pp. 209–220.
56. Batty, M., Donaldson, A.F., and Wickerson, J., Overhauling SC atomics in C11 and OpenCL, *Proc. 43rd Annu. ACM SIGPLAN-SIGACT Symp. on Principles of Programming Languages*, St. Petersburg, FL, 2016, pp. 634–648.
57. Nienhuis, K., Memarian, K., and Sewell, P., An operational semantics for C/C++ 11 concurrency, *Proc. ACM SIGPLAN Int. Conf. on Object-Oriented Programming, Systems, Languages, and Applications*, Amsterdam, 2016, pp. 111–128.

58. Crary, K. and Sullivan, M.J., A calculus for relaxed memory, *Proc. 42nd Annu. ACM SIGPLAN-SIGACT Symp. on Principles of Programming Languages*, Mumbai, 2015, pp. 623–636.
59. Saraswat, V.A., Jagadeesan, R., Michael, M., and von Praun, C., A theory of memory models, *Proc. 12th ACM SIGPLAN Symp. on Principles and Practice of Parallel Programming*, San Jose, 2007, pp. 161–172.
60. Inc, S.I. and Weaver, D.L., *The SPARC Architecture Manual*, Prentice-Hall, 1994.
61. Lustig, D., Trippel, C., Pellauer, M., and Martonosi, M., ArMOR: defending against memory consistency model mismatches in heterogeneous architectures, *Proc. 42nd Annu. Int. Symp. on Computer Architecture*, Portland, 2015, pp. 388–400.
62. Podkopaev, A., Lahav, O., and Vafeiadis, V., Bridging the gap between programming languages and hardware weak memory models, *Proc. ACM Program. Lang.*, 2019, vol. 3, no. POPL, pp. 1–31.
63. Pugh, W., Fixing the Java memory model, *Proc. ACM Conf. on Java Grande*, San Francisco, 1999, pp. 89–98.
64. Diwan, A., McKinley, K.S., and Moss, J.E.B., Type-based alias analysis, *ACM SIGPLAN Not.*, 1998, vol. 33, no. 5, pp. 106–117.
65. Svendsen, K., Pichon-Pharabod, J., Doko, M., Lahav, O., and Vafeiadis, V., A separation logic for a promising semantics, in *Programming Languages and Systems*, Ahmed, A., Ed., Cham: Springer Int. Publ., 2018, pp. 357–384.
66. Choi, J.-D., Gupta, M., Serrano, M., Sreedhar, V.C., and Midkiff, S., Escape analysis for Java, *ACM SIGPLAN Not.*, 1999, vol. 34, no. 10, pp. 1–19.
67. Jagadeesan, R., Jeffrey, A., and Riely, J., Pomsets with preconditions: a simple model of relaxed memory, *Proc. ACM Program. Lang.*, 2020, vol. 4, no. OOPSLA, art. no. 194, pp. 1–30.
68. Cho, M., Lee, S.-H., Hur, C.-K., and Lahav, O., Modular data-race-freedom guarantees in the promising semantics, *Proc. 42st ACM SIGPLAN Conf. on Programming Language Design and Implementation*, 2021.

*SPELL ;OK*