

DESIGN CONSIDERATIONS FOR  
CHARACTERIZATION OF CAPACITORS

by

MICHAEL DELIBERO

Submitted in partial fulfillment of the requirements for  
the degree of Master of Science

Thesis Advisor: Dr. Merat

Department of Electrical Engineering  
& Computer Science

CASE WESTERN RESERVE UNIVERSITY

TBD

**CASE WESTERN RESERVE UNIVERSITY**  
**SCHOOL OF GRADUATE STUDIES**

We hereby approve the master of science of

Michael DeLibero

---

candidate for the Master of Science \_\_\_\_\_ degree\*.

\*We also certify that written approval has been obtained for any proprietary material contained herein.

# Dedication

Dedication text

# Table of Contents

<b>Table of Contents</b>	<b>i</b>
<b>List of Figures</b>	<b>iv</b>
<b>List of Tables</b>	<b>v</b>
<b>Preface</b>	<b>vi</b>
<b>Acknowledgments</b>	<b>vii</b>
<b>List of Abbreviations</b>	<b>viii</b>
<b>Glossary</b>	<b>ix</b>
<b>Abstract</b>	<b>x</b>
0.1 Previous Abstract . . . . .	x
0.2 Current Abstract . . . . .	x
<b>1 Todo</b>	<b>1</b>
1.1 MATLAB . . . . .	1
1.2 Parameters . . . . .	1
1.3 Regression . . . . .	1
1.4 Schematic Explanation . . . . .	1
1.5 Appendix . . . . .	1
<b>2 Background</b>	<b>1</b>
<b>3 History of Capacitors</b>	<b>2</b>
<b>4 Capacitor Parameters</b>	<b>6</b>
4.1 Practical Capacitor Uses . . . . .	6

4.1.1	Bypassing . . . . .	7
4.1.2	Analog Filtering . . . . .	7
4.1.3	DC Blocking . . . . .	8
4.1.4	Oscillators . . . . .	8
4.2	Capacitance . . . . .	9
4.3	Impedance . . . . .	9
4.4	Phase . . . . .	11
4.5	ESL . . . . .	12
4.6	ESR . . . . .	13
4.7	Resonance Frequency . . . . .	14
4.8	Dissipation Factor . . . . .	15
4.9	Quality Factor . . . . .	16
4.10	Leakage Resistance . . . . .	16
4.11	Dielectric Absorption . . . . .	16
<b>5</b>	<b>Measurement Circuitry</b>	<b>17</b>
5.1	Power . . . . .	17
5.2	DC Bias . . . . .	18
5.3	Optocoupler . . . . .	19
5.4	Charging Circuitry . . . . .	20
5.5	Discharging Circuitry . . . . .	20
5.6	Current Measurement . . . . .	21
5.7	Filtering . . . . .	22
5.8	Magnitude . . . . .	23
5.9	Phase . . . . .	24
5.10	ADC . . . . .	24
5.11	Communications . . . . .	24

5.11.1	USB . . . . .	25
5.11.2	RS-232 . . . . .	25
<b>6</b>	<b>Regression Analysis and Modeling</b>	<b>25</b>
6.1	Regression Analysis . . . . .	26
6.1.1	Basic LSE . . . . .	26
6.1.2	Levy's Technique - Complex Curve Fitting . . . . .	28
6.1.3	Weighted LSE . . . . .	31
6.2	Modeling . . . . .	32
6.2.1	6 Term Model . . . . .	34
<b>7</b>	<b>Conclusion</b>	<b>39</b>
<b>8</b>	<b>Future Work</b>	<b>39</b>
<b>A</b>	<b>Schematic</b>	<b>40</b>
<b>B</b>	<b>Generating Modeling Images</b>	<b>52</b>
B.1	Example Data: Figure: 15 . . . . .	52
B.1.1	Capacitor Subcircuit Model . . . . .	53
B.1.2	Plot ExCapData Script . . . . .	54
B.2	Basic LSE Image: Figure: 16 . . . . .	55
B.3	Utility Functions . . . . .	56

## List of Figures

1	Power Supply Bypassing Circuit . . . . .	7
2	Analog Filtering Circuit . . . . .	7
3	DC Blocking Capacitor . . . . .	8
4	Oscillator Circuit . . . . .	8
5	Low Pass Filter – Varying C . . . . .	10
6	Capacitor Magnitude Over Frequency . . . . .	11
7	ESL Capacitor Model . . . . .	12
8	Capacitor Impedance with ESL . . . . .	13
9	ESR Capacitor Model . . . . .	13
10	RLC Capacitor Model . . . . .	14
11	Loss Tangent . . . . .	15
12	Dielectric Absorption . . . . .	17
13	Operating Area . . . . .	21
14	Low-Pass Sallen-Key Filter [34] . . . . .	22
15	GRM31MR71H105KA88 Capacitor Data . . . . .	26
16	Basic LSE . . . . .	28
17	Levy’s Technique . . . . .	31
18	LSE + Iteration – Magnitude and Phase Error . . . . .	33
19	LSE + Iteration – Combined Error . . . . .	33
20	LSE + Iteration . . . . .	34
21	6 Term Model . . . . .	34
22	6 Term Model: Bad Initilization . . . . .	36
23	6 Term Model: Good Initilization . . . . .	38
24	LTSpice Schematic for Capacitor Model . . . . .	52

## List of Tables

1	SRS-PS350 Analog Control Characteristics [39][38] . . . . .	18
2	Current Measurement Ranges . . . . .	21
3	Sallen-Key Filter Specifications . . . . .	23



# Preface

Preface text

# Acknowledgments

This should be the acknowledgement

# List of Abbreviation

List of Abbreviations text

# Glossary

List of Abbreviations text

# **Abstract**

## **0.1 Previous Abstract**

This paper presents an analysis of capacitor performance at up to 600VDC bias. The analysis is accomplished through small-signal impedance testing, charge and discharge time constant measurements, and leakage current measurements. All tests are recorded by means of multiple ADCs and computer analysis.

## **0.2 Current Abstract**

This paper presents an analysis of capacitor performance degradation at up to a 600VDC bias. It proposes a testing method through small-signal impedance testing, charge and discharge time constant measurements, and leakage current measurements. Circuit analysis and initial prototypes will be discussed.

# 1 Todo

## 1.1 MATLAB

- Combine iteration scripts into a single unit.

## 1.2 Parameters

- What model is best suited for titanium electrolytic capacitors?

## 1.3 Regression

- Include some discussion on J. Miller's modeling techniques for supercapacitors.
- Either add more models or don't say that you will in the intro

## 1.4 Schematic Explanation

- Create a flow chart for the schematic.
- Plot the safe operating area with Matlab.
- Talk about why this phase measurement technique was chosen over others and their comparable accuracy.

## 1.5 Appendix

- Add code for Levy's method.

# 2 Background

The following is a list of the questions that I will be answering in my background section.

1. Where are capacitors used with a high DC bias?
  - (a) What characteristics are the most important there?
  - (b) What are the main failure modes?
  - (c) What are the current specifications of the parts in use now?
  - (d) What research is being done to develop better capacitors for this use case?
  - (e) How do they currently evaluate the capacitors?
  - (f) How would they benefit from my research?
2. What is the state of the art in capacitance measurement?
  - (a) Impedance analyzers
  - (b) Capacitance bridges
  - (c) Hi pot testers
  - (d) What are the good and bad points of each of these technologies?
  - (e) Why do they not solve the problem that I stated?
  - (f) Why does this technology not currently exist?
3. What work has been done similar to this in the past?
4. What are the important characteristics of capacitors?
5. Is there any evidence that a capacitor's properties will change over DC bias?

### **3 History of Capacitors**

This section will chronolog the history of capacitors. It will link various introductions in the technology to advances in industry, and it will map the driving forces behind capacitor development.

Capacitors have their origin in the invention of the Leyden jar by Peter van Musschenbroek of Leiden University in 1745 [16]. Before this point, scientists were able to generate static electricity through electrostatic machines, but had a very limited ability to store this electrical energy [13]. The most common design for the Leyden jar was to use a glass jar with metal foil lining the inside and out. The inner foil was typically charged via an electrostatic generator, while the outer foil was connected to ground. The charge would stay on the metal foil until a short or small resistance was connected between them. Charge could be stored this way, allowing scientists and showmen, to use greater amounts of current than they could generate at any one moment. Since the Leyden jar, many different types of capacitors have risen and fallen in prominence in the market. This section will cover the historical introduction of some of the major types.

In 1876 Fitzgerald introduced wax impregnated paper dielectric capacitors with foil electrodes [5, ch. 11][21]. They were typically used for power supply filtering in radios. By the early 1920s, they existed as tubes encapsulated in plain, Bakelite cardboard, with bitman sealing the ends and waxed paper as a dielectric [5, ch 3]. Paper capacitors were upgraded to impregnated paper capacitors, which used paper that was soaked in mineral oil. They were interleaved with metal foil and then rolled to make the capacitor [32, ch. 8.2.1.1]. During WW2, paper capacitors were upgraded with metal-cased tubes with a rubber end [32, ch. 8.1]. These metalized paper capacitors were constructed similarly with the improvement that one side of the paper dielectric was sprayed with metal [9].

Karol (Charles) Pollak discovered the principle of the electrolytic capacitor in 1886 while he was researching the anodizing of metals, and received a patent for the borax-solution aluminum electrolytic capacitor in 1897. In 1936 Cornell-Dubilier opened a factory to produce aluminum electrolytic capacitors. After the start of WW2, increased funding and effort was applied to the cause of electrolytic capacitors



and techniques such as "etching and pre-anodizing" greatly increased their reliability [11][44].

The science of electrolytic capacitors was extending into what is now known as electrochemical capacitors in 1957 by GE. This technology, also known as electric double layer capacitors, was not commercialized until NEC licensed Standard Oil's patent in 1978 [26]. This "supercapacitor" formed the basis of today's EC capacitors. They are characterized by a large capacitance in the range of kilo farads, but with a working voltage of only 2.7V [26]. Some of today's typical applications for EC capacitors are in battery replacement, electric vehicle, and regenerative braking.

M. Bauer of Germany invented the mica capacitor in 1874. The original mica capacitor was a "clamped" style capacitor, which was used through the 1920s [45] and then replaced by silver mica capacitors [21]. Mica's inherent inertness and reliability allowed for extreme reliability and efficiency in a packaged capacitor [40]. Mica capacitors were heavily used in the radio industry due to their superb stability at RF frequencies and their physical robustness [31]. Capacitors created with mica allowed a comparatively smaller product [5, f. 37-41] which had the ability to survive shock from weapons better than its glass counterpart. Consequently, mica capacitors began to be produced in large quantities during WWI.

In light of mica supply chain problems and the emergence of ceramic capacitors during WW2, mica capacitors fell from prominence to a niche market [2, Ch 3, Sec II].

The first glass ceramic dielectric capacitor was the Leyden jar. While this early capacitor was used mainly for scientific experiments, commercial glass capacitors came later. Glass tubular capacitors, known as Moscicki tubes, appeared in 1904 and were used in Marconi's experiments in wireless transmission. They continued to be used in wireless communication until about WWI [5, p. 102].

Scientists in Germany created the first steatite ceramic capacitor in 1920 [2, Ch 3 Sec II][15]. Also known as talc, this ceramic capacitor variant was able to closely match

the temperature coefficient of mica [10]. Rutile was later introduced into ceramic capacitor technology. It was able to produce a dielectric constant of 10 times that of steatite, but the two were typically blended to get a better temperature coefficient. A ceramic composition with barium titanate ( $\text{BaTiO}_3$ ) was first discovered in 1941. Barium titanate was quickly found to be able to exhibit a dielectric constant over 1000; an order of magnitude greater the best at this time (rutile -  $\text{TiO}_2$ ). It was not until 1947, that barium titanate appeared in its first commercial devices, phonograph pickups [14][9][2, Ch 3 Sec III]. Barium titanate is still used today in certain types of multi-layer ceramic capacitors.

Thanks to the semiconductor industry, MLCCs grew to dominate the capacitor market and by 1979, AVX alone reached \$95 million in MLCC sales [1]. MLCCs are divided up into three classes. Class 1 type MLCCs are known for their extremely good temperature characteristics. COG/NPO types can have 0-30ppm/ $^{\circ}\text{C}$ . These capacitors are typically made by combining  $\text{TiO}_2$  with additives in order to adjust its temperature characteristics [28]. Additionally, class 1 ceramics have comparatively poor volumetric efficiency, and will tend to come in larger packages than class 2 ceramics of the same capacitance value. Class 2 types typically have worse temperature coefficients than type 1 types, but they have a much higher volumetric efficiency. They are constructed with a ferroelectric base material, typically Barium Titanate [28]. Class 2 ceramic capacitors are the most common type of ceramics used. Class 3 types have very high capacitance, but a working voltage of several volts [9][2, Ch 3 Sec VI][8]. They were originally developed as a potential replacement for liquid electrolytics, but have fallen out of favor due to the advances in Class 2 ceramics to the point where the gap between these two in terms of maximum capacitance is no longer viable [43].

Bell labs invented the first solid tantalum capacitor in 1956. They created it in conjuncture with, and for, transistors [5, f. 56-64]. Tantalum capacitors typically

have better characteristics than aluminum electrolytics, but have a lower maximum capacitance and working voltage [21]. Sprague patented the first commercially viable solid tantalum capacitor in 1960. It offered an increased capacitance per unit volume and greater reliability [33]. In the 1970s, Sprague released the first surface mount tantalum capacitor [37]. One of the historical problems with tantalum capacitors has been a limited and volatile supply of tantalum in the world market. As a result of a price spike around 1980, manufacturers created finer grain tantalum powders. This allowed a unit to be made with less overall tantalum, reducing price and package size [12, ch 3.1]. Over time, this volatility has decreased the popularity of tantalum capacitors and has led to a desire for a suitable replacement.

One of the possible alternatives to tantalum capacitors is a titanium based capacitor. Some of the instrumental work in titanium alloys was done in 1939 by Fast [7] and more recently in 1995 by Kobayashi [19][4]. Early work on titanium based capacitors resulted prohibitively high leakage currents [18], but research done by Welsch [42] with titanate ( $TiO_2$ ) promises a capacitor with a much higher energy and power density when compared with tantalum [6].

## 4 Capacitor Parameters

This section will begin by describing some of the practical uses of capacitors and then transition into the various parameters that are used to describe capacitors. Section: 6 will show a method which allows these parameters to be extrapolated from empirical data.

### 4.1 Practical Capacitor Uses

The most basic reason for wanting to use a capacitor is that it has the ability to store charge; it has the ability to store electrical energy. Capacitors have the ability to

store and release electrical energy quickly, in order to be able to react to the needs of the circuit. This section will describe some of the most common uses for capacitors.

#### 4.1.1 Bypassing




Figure 1: Power Supply Bypassing Circuit

One of the most common uses of capacitors is in power supply bypassing. Capacitors are nearly always attached from a power rail to ground on an supply or IC. They provide a resevoir of charge that limits inductive voltage spikes, such as when a digital circuit switches, and limits voltage dips, caused by things such as a current surge when a processor boots. Both LDOs (Figure: 1) and switchers use bypass capacitors on their input and output voltage rails. Input capacitors are divided up into two main catagories, ripple reduction and bulk. Ripple reduction capacitors need to have a low ESR (Section: 4.6) and are meant to decrease the magnitude of any AC signals that ride ontop of the input DC voltage. Bulk capacitors are meant to deliver surge currents. Ouput capacitors have much the same purpose as the input capacitors. The main difference is in the case of switching power supplies. In that application, the output capacitor is a major component in the feedback loop. It contributes to both the transient and stability properties of the switcher.

#### 4.1.2 Analog Filtering




Figure 2: Analog Filtering Circuit

Another use for capacitors is in analog filtering. The low-pass filter in Figure: 2 attenuates frequencies above a cutoff point, set by the values of the resistor and capacitor. Low pass filters are needed in many applications, such as anti-aliasing, clock filtering, and integration.

### 4.1.3 DC Blocking




Figure 3: DC Blocking Capacitor

[29][ch 2.2.7 fig 2.35 pg 88]

Designers often take advantage of capacitors' characteristic of passing AC current while blocking DC current. As in Figure: 3, a capacitor can be used to block a DC offset before an amplifier.

### 4.1.4 Oscillators




Figure 4: Oscillator Circuit

Stable capacitors of a very specific value are required to make a parallel resonant oscillator function properly (Fig: 4). These oscillators provide the clock base for most modern digital circuits using microcontrollers.

## 4.2 Capacitance

There is a distinct difference between a capacitor and capacitance. While a capacitor's dominant characteristic is capacitance, it cannot be modeled entirely as such in most practical applications. There are also various inductive and resistive components to a capacitor that are important in various circumstances.

$$C = \frac{Q}{V} \quad (1)$$

Capacitance is the ability to store electrical charge. Equation: (1) shows that capacitance is stored charge that is spread throughout a volume. A device that can store a lot of charge in a small space has a large capacitance. The basic equation for a commercial capacitor is seen in Equation: (2).

$$C = \frac{\epsilon_0 A}{d} \quad (2)$$

When using a capacitor in a single-pole low-pass filter, the cutoff frequency can be determined by Equation: (3). The circuit designer will choose a value for C and R in order to meet the cutoff frequency restraint.

$$f = \frac{1}{2\pi RC} \quad (3)$$

Varying the capacitance used in the filter will move the cutoff frequency and consequently get a different response in the filter. The effect of this can be seen in Figure: 5.

## 4.3 Impedance

The impedance of a capacitor is the “AC resistance” of the device. It determines the AC current that will flow when an ac voltage is applied to the capacitor via Ohm's law (Equation: (4)). An ideal capacitor has only a single capacitive element and its




Figure 5: Low Pass Filter – Varying C

impedance can be described via Equation: (5). The two main things to notice are that the impedance is frequency dependent and it is purely imaginary (reactive).

$$\vec{V} = \vec{I}\vec{Z} \quad (4)$$

$$\vec{Z} = \frac{1}{j\omega C} \quad (5)$$

$$Z = |\vec{Z}| = \frac{1}{\omega C} \quad (6)$$

In most AC applications we look at the magnitude of the impedance. Real capacitors have a more complicated impedance, but with an ideal capacitor we can simplify the magnitude equation down to Equation (6)

When capacitors are used in bypassing power supplies, the idea is to have a low impedance for common or expected noise frequencies. One may be tempted to choose

a large valued capacitor to use for bypassing a wide range of frequencies. This turns out to backfire in practical situations, due to other parasitics in a real capacitor. For any capacitor, the impedance equation is more complicated, and the impedance value will begin to increase with frequency after some point. This will cause the designer to choose several different valued capacitors in parallel when bypassing a power supply or sensitive component. We will see later that the frequency plot of a capacitor will end up being more complicated than the simplified version seen in Figure: 6.




Figure 6: Capacitor Magnitude Over Frequency

## 4.4 Phase

The phase of a combination of resistive and reactive components can be written as in Equation: (7).

$$\phi = \tan^{-1}\left[\frac{X_c}{R_c}\right] \quad (7)$$



For an ideal capacitor, having no resistance and only capacitance, the phase angle can be simplified to:

$$\phi = -i = -90^0 \quad (8)$$

The practical implication of this can be seen in the phase response of a low pass filter (Figure: 5). The capacitor introduces a phase lag relative to the input signal's frequency. If you would compare the input and output signals in time, the output's peak would lag behind the input's by the phase amount predicted in the phase response.

## 4.5 ESL

The Equivalent Series Inductance (ESL) of a capacitor is a lumped estimate of all of the inductive components of a capacitor. It is typically modeled as an inductor in series with the bulk capacitance (See Figure 7).




Figure 7: ESL Capacitor Model

Adding ESL to the capacitive model creates a new impedance equation (Equation: (9)). Note that for  $L \ll C$ , this equation simplifies to Equation: (5) for low frequencies. In other words, the ideal impedance equation can be reasonably used for low frequencies.

$$\vec{Z}_c = j \frac{\omega^2 LC - 1}{\omega C} \quad (9)$$




Figure 8: Capacitor Impedance with ESL

Figure: 8 shows a graphical representation of a capacitor's magnitude and phase once ESL is considered. This plot shows that after a resonance point, the impedance of the inductor (which increases with frequency) will begin to dominate. This makes the capacitor ineffective as a bypass element at frequencies higher than its resonance point. Typically, this frequency point and the capacitor's value have an inverse relationship. This is why you will see power supplies and other chips being bypassed by a range of different valued capacitors.

## 4.6 ESR




Figure 9: ESR Capacitor Model

The Equivalent Series Resistance (ESR) is the practical result of the fact that the materials used to create a capacitor have resistance. In simple cases, this can be approximated by a resistance in series with the main capacitor (See Figure: 9).

ESR becomes is important when thinking about DCDC switch mode power supplies. The output ripple voltage of the converter will cause a ripple current to pass through the ESR and dissipate heat as per Equation: (10). It is important to choose a low ESR capacitor in order to reduce failures.

$$P_E = I_{C,RMS}^2 * R_E [24] \quad (10)$$

Another important thing to note about ESR is that even though it is shown as a resistance in simple models, it is not constant across all frequencies. It is a simplification of the resistive and capacitive elements in a capacitor that are dominated by resistance. That said, it is sufficient for a basic understanding of a capacitor's impedance (Equation (11)).

$$\vec{Z}_c = \frac{1 + j\omega R_E C + (j\omega)^2 L_E C}{j\omega C} \quad (11)$$

## 4.7 Resonance Frequency



Figure 10: RLC Capacitor Model

Once C, ESL, and ESR are included into the capacitor model (Figure: 10, a parameter known as the self-resonant frequency becomes evident. Equation: (11) shows that when  $Z_{ESL} == Z_C$ , the capacitor is at its resonance point. At this frequency,

the capacitor's impedance is determined solely by the ESR at that frequency. This frequency can be calculated by Equation: (12).

$$f_r = \frac{1}{2\pi\sqrt{LC}} \quad (12)$$

#### 4.8 Dissipation Factor




Figure 11: Loss Tangent

The dissipation factor, otherwise known as the loss-tangent, is a measure of the energy stored to the energy dissipated per cycle. It is a measurement of the efficiency of the

capacitor. The DF can be quantified through Equation: (13).

$$D = \frac{R_E}{X_C} \quad (13)$$

The loss tangent can be seen in Figure: 11. The greater the angle, the more efficient the capacitor will be.

## 4.9 Quality Factor

$$Q = \frac{1}{D} \quad (14)$$

The Quality Factor, Q, of a capacitor is found by taking the reciprocal of the dissipation factor, Equation: (14). It is defined as the ratio of the energy stored to the energy dissipated per cycle.

## 4.10 Leakage Resistance

Every capacitor will have some DC leakage resistance associated with it. This resistance affects the capacitor's ability to store charge. A high leakage resistance results in a capacitor with low self-discharge. This characteristic is especially important in sample and hold circuits.

## 4.11 Dielectric Absorption

Dielectric Absorption, DA, in a capacitor is a characteristic which describes the unit's ability to "regenerate" a voltage after being shorted to ground for a brief time.

As seen in Figure: 12, a capacitor can be modeled with multiple RC elements in parallel with the bulk capacitance. When the main capacitor is shorted to ground for a short time, and then released, the other capacitors are not guaranteed to have been fully discharged. After several minutes, they can recharge the main capacitance




Figure 12: Dielectric Absorption

to a significant portion of its original charge. This is why large valued electrolytic capacitors get shipped with a resistor across their terminals.

## 5 Measurement Circuitry

This section describes the schematic design used to meet the goals set out in the Abstract (Section: 0.2). The schematic can be found in the Appendix: A. At the time of this writing, this circuit has not been constructed, so what follows will be a theoretical explanation of the circuit's operation.

The purpose of this circuit is to measure the response of a capacitor to various test inputs in order to generate a model (Section: 6). This method will allow an analysis of the effect of the DC bias on the output model.

### 5.1 Power

The power supply section, shown on Schematic Page: 2, shows the complete power generation scheme for the circuit board. 24VDC is fused and then fed through an EMC compliance filter [20]. The initial fuse value is set to roughly twice the current rating of the switching power supplies. Once a practical current draw value is

obtained, this value can be decreased. The resistors on the output of the 2 switching regulators are there to ensure that the minimum load (10%) for the power supplies is met. The supplies require this in order to meet their regulation specifications. All of the power supplies were chosen such that their power ratings were at least twice the maximum, expected load. The power supply generating  $\pm 15V_{ISO}$  is slightly different than the rest, as its output ground is attached to the DC bias voltage instead of signal ground. This purpose of this seen in the optocoupler circuitry described in Section: 5.3.

## 5.2 DC Bias

The DC bias signal is externally generated by a Stanford Research Supply SRS-PS350 power supply. Some of the models of this supply provide a serial input which can be used to set their output voltage. This scenario is preferred and the communications for it are handled through the RS232 transceiver found on Schematic Page: 3.

Input Scale	0 to +10V for 0 to 5kV
Input Impedance	1 M $\Omega$
Accuracy	$\pm 0.2\%$ of full scale
Update Rate	15 Hz
Output Slew Rate	<0.3s for 0 to full scale (full load)

Table 1: SRS-PS350 Analog Control Characteristics [39][38]

Other models of this supply only provide an analog input option to control their output voltage. The specifications for this method can be seen in Table: 1. The control signal is generated by using the microcontroller to set the DAC output over a SPI bus. This signal is then buffered and clamped to under 1.5V. Since the SRS-PS350 has a gain of 500, this clamps its output to 750VDC. The circuit is only designed to operate at up to 500VDC, but this value is still within the specified ratings of the

components in the signal path.

The DAC has a 2.5V internal reference with a 14 bit resolution, giving the control signal an ideal resolution of  $150\mu V$  and the SRS-PS350 an ideal output resolution of  $76mV$ . The update rate of this device is not important to this application because the DAC will be set infrequently and only when the system is not actively collecting data.

If different supply characteristics are needed, the SRS-PS340 can be swapped out with a different supply, but the control logic may not be supported.

### 5.3 Optocoupler

This section describes the circuitry shown on Schematic Page: 4. It is based upon IXYS's application note AN-107 [23], and its purpose is to inject an AC signal on top of a high DC bias. The optocoupler is configured in what is known as photovoltaic mode [23][Sec: 3.3], with both photoreceivers acting as coupled current sources.

In this mode, the front end op-amp's feedback path causes the first photoreceiver to draw current through the first resistor such that both of its terminals stay at ground potential. The phototransmitter's resistor sets a full scale current of 20mA, which is well within the absolute maximum ratings of the device. The second phototransmitter pulls current through the the backend op-amp's feedback resistor with a voltage gain of 2.5.

The output of the optocoupler is referenced to the DC bias voltage from the SRS-PS350 instead of to circuit ground. The limiting isolation specification comes from the  $\pm 15V$  supply at 1.5kV, far below the 500V limit imposed by the system. The input sine wave is fed into the magnitude and phase measurement circuitry seen on Schematic Page: 7. The optically coupled sine wave is fed into the DUT as seen on Schematic Page 5.



## 5.4 Charging Circuitry

This section describes the DUT charging circuitry seen in Schematic Page: 5. This part of the circuitry is meant to only be used to prepare the DUT for a test. The current is purposely limited in order to minimize the load on the SRS-PS350. The charging operation functions by enabling the high-current measurement and charging relays, and then slowly ramping the DC bias voltage until the DUT is fully charged.

## 5.5 Discharging Circuitry

This section describes the operation of the discharging circuitry seen on Schematic Page: 5. It provides a means to determine the bulk capacitance value of the DUT from the RC time constant. Once the DUT is charged via the operation described in Section: 5.4, the charging relay will open and the high-current discharge relay will close. The transimpedance amplifier described in Section: 5.6 will measure the current through the DUT as it decays.

There are 3 switched discharge stages that allow for the decay rate to be regulated. Each stage allows for a range of voltages and capacitances needed to stay within safety and operational constraints. As seen in Figure: 13, there are two constraints on both the voltage and capacitance. The lowest valued resistor constrains the maximum voltage when using that stage due to its power rating. The other two stages are constrained by the overall safety limit of 500VDC. The minimum capacitance for each stage is determined by setting a requirement of at least 100 ADC samples per time constant with a sampling rate of  $250KSPS$ . The maximum capacitance for each stage is determined by setting a maximum time constant.




Figure 13: Operating Area

## 5.6 Current Measurement

This section describes the current measurement circuitry seen on Schematic Page: 5). In light of the high DC bias voltage present in the system (Section: 5.2) this circuitry utilizes a low-side current measurement technique. This allows the measurement electronics to operate at relative low (5VDC) voltages while measuring current from the DUT with a DC voltage in the 100s of volts.

Value	Range	Current
5	Hi	1A - 1mA
5k	Med	1mA - 1uA
5M	Low	1uA - 1nA

Table 2: Current Measurement Ranges

The current measurement circuit utilizes a transimpedance amplifier designed from the reference circuit in [6]. It utilizes 3 switched, feedback stages to measure 9 decades of current (See Table: 2). The circuit operates by creating a virtual ground at the negative terminal of the DUT, and then directing the current through one of its feedback paths. The resultant voltage (Equation: (15)) is then filtered and sent to

the next stage for further signal conditioning.

$$V_o = I * R_f \quad (15)$$

The AD817 op-amp has the precision and bandwidth needed to operate in the transimpedance amplifier, but not the drive strength for the high current range. This limitation is overcome by inserting a BJT based current booster in the feedback path. This preserves the benefits of the op-amp, while providing the ability to drive a high-current signal.

## 5.7 Filtering

This section describes the current filtering circuitry shown in Schematic Page: 6. Both filtering paths implement a 6-pole, low-pass, Sallen-Key filter to condition the signal.




Figure 14: Low-Pass Sallen-Key Filter [34]

$$f_c = \frac{1}{2\pi R_2 C_2 \sqrt{\frac{R_1 C_1}{R_2 C_2}}} \quad [29][ch\ 6.3.2.D\ equ\ 6.5\ pg\ 410] \quad (16)$$

$$Q = \frac{\sqrt{\frac{R_1 C_1}{R_2 C_2}}}{1 + \frac{R_1}{C_1}} \quad [29][ch\ 6.3.2.D\ equ\ 6.6\ pg\ 410] \quad (17)$$

A generic, single-stage, low-pass, Sallen-Key filter is shown in Figure: 14. The filter is basically a 2-pole, passive, RC filter with the ground of  $C_1$  tied to  $V_{out}$  through the op-amp's active feedback path. This implementation is a simplified version of the

Sallen-Key filter due to the gain (listed as K in most explanations) is equal to 1. The transition frequency and quality factor can be set according to Equations: (16) and (17) respectively by choosing values for the passives.

The filters for this circuit were designed with TI's WEBENCH designer [41]. Table: 3 shows the specifications for each filter.

The AC current measurement branch has a cutoff frequency of 100kHz, which gives

<b>Filter</b>	<b>Filter Order</b>	<b>Gain</b>	<b>f<sub>c</sub></b>	<b>Stopband Attenuation</b>
<b>Discharging</b>	6	1	25kHz	-65dB
<b>AC Measurement</b>	6	1	100kHz	-100dB

Table 3: Sallen-Key Filter Specifications

## 5.8 Magnitude

This section describes the magnitude circuitry shown on Schematic Page: 7. The circuit measures both the magnitude of the input sine wave and the magnitude of the resultant current waveform through the DUT. The design for this circuit is based off an Analog Device's app note for the AD8277 [27].

The function of this circuit is perform a full-wave rectification operation on the input signal and then pass the output to be filtered and then sampled. The first difference amplifier is configured as a voltage follower. Since it is only powered from a single rail, it passes the positive half of the waveform and shunts the negative half to ground. The second difference amplifier operates in different modes, based upon the output of the first differential amplifier. During the negative going portions of the waveform, its positive terminal is held at ground, and it operates as a unity gain, inverting amplifier. This rectifies the input signal to the output. During the positive going portions of the waveform, positive input terminal is held at the value of the input terminal. This forces the second difference amplifier to act as a voltage follower. The

resultant waveform is a full-wave rectified version of the input signal.

## **5.9 Phase**

This section describes the phase circuitry shown on Schematic Page: 7. The circuit measures both the phase of the input sine wave and the phase of the resultant current waveform through the DUT. It uses two, redundant phase measurement techniques. The first technique utilizes an RF phase detector (AD8302) in a low frequency configuration as per AN-691 [30]. The capacitors on the inputs tune the front end high pass filter of the IC to roughly 20Hz. The phase measurement is accomplished internally by a magnitude independent phase multiplier configuration. The output consists of a 10mV per degree signal that is lowpassed at 2Hz to prevent aliasing. The filtered signal is then fed to the ADC for digitization.

The second technique is added for a low frequency comparison against the RF phase detector. The comparator acts as a sine to square wave converter. The default configuration does not include hysteresis, but provisions for it are available if needed. The outputs of the two converters are fed into timer inputs on the microcontroller. The phase is then calculated by measuring the period of the signals and the time between their rising edges.

## **5.10 ADC**

This section describes the ADC circuitry found on Schematic Page: 8. It makes use of the AD7656, a 6 channel, 250ksps, 16bit, SAR ADC. It sends the converted values to the microcontroller for further processing and analysis via 3 parallel SPI outputs.

## **5.11 Communications**

This section will describe the circuitry used to communicate to off-board processors.

### **5.11.1 USB**

The USB section is used to communicate with a PC for data logging and post processing. This circuitry centers around a FTDI FT232H serial to USB chip. It allows seamless USB communication to a PC's com port with the MCU only needing to use a UART port. This significantly lowers the complexity of the communication bus, as the MCU is not responsible for running the USB stack.

### **5.11.2 RS-232**

The board also has two, bidirectional RS-232 ports. They are able to be used for general purposes, but will most often be used for communicating with a sine-wave generator and the DC Bias supply.

## **6 Regression Analysis and Modeling**

Many designers have a need to simulate the response of the individual components in their systems to impulse and steady state inputs. When dealing with passive electronic components, the device is typically modeled as a combination of various resistors, capacitors, and inductors. The model chosen is often due to either the required accuracy or a specific characteristic of the component that needs to be modeled. When characterizing a new component, the complex frequency response is recorded and then fit to a model. In this section, a progression of regression techniques will be evaluated for their ability to fit the measured frequency response of a capacitor to a polynomial equation. Then the accuracy of various capacitor models will be explored in regards to the fit. All models will attempt to fit the data from Figure: 15. See Appendix: B for the code used to generate all shown in this section.




Figure 15: GRM31MR71H105KA88 Capacitor Data

## 6.1 Regression Analysis

### 6.1.1 Basic LSE

At its core, regression analysis is an optimization problem whose purpose is to fit the equation of a line to a data set. A commonly use regression analysis technique is called the Least Squares Estimate (LSE). It attempts to find a model which minimizes the squared error between an empirical set of data and itself.

The first step in applying an LSE is to choose the form of the equation that best represents the data. The equation of a line, Equation: (18), is chosen when only a simple linear fit is needed. Then the squared error equation is generated, as in Equations: (19) & (20).

$$y = a_0 + a_1x \quad (18)$$

$$E^2 = \sum_{i=1}^n (y_i - y)^2 \quad (19)$$

$$E^2 = \sum_{i=1}^n (y_i - (a_0 + a_1 x_i))^2 \quad (20)$$

In order to minimize the squared error over the data set, one needs to take the partial derivate of Equation: (20) with respect to each of the unknown parameters, the coefficients, separately. While  $a_0$  and  $a_1$  will be constants in the final equation, they are treated as variables here until they are known. Conversely, all  $x_i$  values are treated as constants. This results in Equations: (21) & (22).

$$\frac{\partial E^2}{\partial a_0} = 0 = \sum_{i=1}^n (-2y_i + 2a_0 + 2a_1 x_i) \quad (21)$$

$$\frac{\partial E^2}{\partial a_1} = 0 = \sum_{i=1}^n (-2y_i x_i + 2a_0 x_i + 2a_1 x_i^2) \quad (22)$$

Up to this point most LSE analyzes follow the same basic path. But the rest of the steps depend upon the complexity of the model and solution techniques. The following steps in the basic LSE use transformations and substitutions to solve for the unknown variables. In our case, we can use Equation: (23) to remove the summation terms from the equation.

$$\sum_{i=1}^n y_i = \bar{y}n \quad (23)$$

This results in Equations: (24) & (25) with solutions shown in Equations: (26) & (27). The empirical data is then used to find the values of  $a_0$  and  $a_1$ . At this point, the line can be used to estimate new points on the plot or to compare against other data sets.

$$0 = \bar{y} - (a_0 + a_1 \bar{x}) \quad (24)$$



$$0 = \bar{x}\bar{y} - (a_0\bar{x} + 2a_1\bar{x}^2) \quad (25)$$

$$a_0 = \bar{y} - a_1\bar{x} \quad (26)$$

$$a_1 = \frac{\bar{x}\bar{y} - \bar{x}\bar{y}}{\bar{x}^2 - \bar{x}^2} \quad (27)$$

An example of this type of fit can be seen in Figure: 16.




Figure 16: Basic LSE

### 6.1.2 Levy's Technique - Complex Curve Fitting

While the basic LSE technique is sufficient for many circumstances, it is not directly applicable in situations where one needs to fit a complex line, such as a transfer function. Levy [22] shows an extension of the simple LSE example that is valid for a generic polynomial transfer function. This method is important because it not only

allows for a complex-valued transfer functions, but it also prevents the necessity of needing to rederive the system of equations for each new model.

$$G(s) = \frac{A_0 + A_1s + A_2s^2 + \dots + A_ns^n}{B_0 + B_1s + B_2s^2 + \dots + B_ms^m} \quad [22][Eq. 3] \quad (28)$$

Using Equation: (28) as the generic model, Levy shows that you can use Equations: (29), (30), (31), & (32) to simplify the series of partial derivatives into a single matrix multiplication equation shown in (33), (34), (35), & (36).

$$\lambda_h = \sum_{k=0}^m \omega_k^h \quad [22][Eq. 15] \quad (29)$$

$$S_h = \sum_{k=0}^m \omega_k^h R_k \quad [22][Eq. 16] \quad (30)$$

$$T_h = \sum_{k=0}^m \omega_k^h I_k \quad [22][Eq. 17] \quad (31)$$

$$U_h = \sum_{k=0}^m \omega_k^h (R_k^2 + I_k^2) \quad [22][Eq. 18] \quad (32)$$

$$MN = C \quad [22][Eq. 20] \quad (33)$$

$$M = \begin{bmatrix} \lambda_0 & 0 & -\lambda_2 & 0 & \lambda_4 & \cdots & T_1 & S_2 & -T_3 & -S_4 & T_5 & \cdots \\ 0 & \lambda_2 & 0 & -\lambda_4 & 0 & \cdots & -S_2 & T_3 & S_4 & -T_5 & -S_6 & \cdots \\ \lambda_2 & 0 & -\lambda_4 & 0 & \lambda_6 & \cdots & T_3 & S_4 & -T_5 & -S_6 & T_7 & \cdots \\ 0 & \lambda_4 & 0 & -\lambda_6 & 0 & \cdots & -S_4 & T_5 & S_6 & -T_7 & -S_8 & \cdots \\ \vdots & \vdots & \vdots & \vdots & \vdots & & \vdots & \vdots & \vdots & \vdots & \vdots & \\ T_1 & -S_2 & -T_3 & S_4 & T_5 & \cdots & U_2 & 0 & -U_4 & 0 & U_6 & \cdots \\ S_2 & T_3 & -S_4 & -T_5 & S_6 & \cdots & 0 & U_4 & 0 & -U_6 & 0 & \cdots \\ T_3 & -S_4 & -T_5 & S_6 & T_7 & \cdots & U_4 & 0 & -U_6 & 0 & U_8 & \cdots \\ \vdots & \vdots & \vdots & \vdots & \vdots & \vdots & \vdots & \vdots & \vdots & \vdots & \vdots & \end{bmatrix} \quad [22][Eq. 21a] \quad (34)$$

$$N = \begin{bmatrix} A_0 \\ A_1 \\ A_2 \\ A_3 \\ \vdots \\ B_1 \\ B_2 \\ B_3 \\ \vdots \end{bmatrix} \quad [22][Eq. 21b] \quad (35)$$

$$C = \begin{bmatrix} S_0 \\ T_1 \\ S_2 \\ T_3 \\ \vdots \\ 0 \\ U_2 \\ 0 \\ \vdots \end{bmatrix} \quad [22][Eq. 21c] \quad (36)$$

Levy's technique works well for applications where there is a small dynamic frequency range and a small number of coefficients, but there are several problems with it. The first problem is that for models with a wide bandwidth, the solution to Equation: (33), involves an ill-conditioned matrix. This means that the ratio of the "largest to smallest singular value in the singular value decomposition of a matrix is ...  $\geq \log^{-1}(\text{input precision})$ . In other words, it estimates a worse case loss of precision."

The second problem is that this technique favors the magnitude plot at the high frequency range.




Figure 17: Levy's Technique

### 6.1.3 Weighted LSE

One improvement that can be made upon Levy's method is to iterate with a frequency dependent weighting function until the error term is minimized [35]. By multiplying Levy's error function by the weighting term in Equation: (37), we get Equation: (38), which can be minimized to obtain a new system of equations. The  $L$  subscript stands for the current iteration, while  $L - 1$  stands for the previous iteration.

$$W_{kL} = \frac{1}{|Q(jw_k)_{L-1}|^2} \quad [35] \quad (37)$$

$$E = \sum_{k=1}^n |\epsilon'_k|^2 W_{kL} \quad [35][Eq. 7] \quad (38)$$

Equations (33), (34), (35), & (36) are the same, with Equations (29), (30), (31), & (32) being replaced with Equations: (39), (40), (41), & (42).

$$\lambda_h = \sum_{k=0}^m \omega_k^h W_{kL} \quad [35][Eq. 9] \quad (39)$$

$$S_h = \sum_{k=0}^m \omega_k^h R_k W_{kL} \quad [35][Eq. 10] \quad (40)$$

$$T_h = \sum_{k=0}^m \omega_k^h I_k W_{kL} \quad [35][Eq. 11] \quad (41)$$

$$U_h = \sum_{k=0}^m \omega_k^h (R_k^2 + I_k^2) W_{kL} \quad [35][Eq. 12] \quad (42)$$

This particular iteration method is not guaranteed to converge. Figure: 18 shows that, for this data set, the squared error of the magnitude and phase do not converge after a particular number of iterations. Furthermore, they do not reach their minimums at the same iteration. In order to select the desired iteration, the magnitude and phase squared plots are normalized as in Equation: (43). The index of the minimum of Figure: 18 is selected as the best fit.

$$n = \min(Emag/\max(eMag) + Epha/\max(ePha)) \quad (43)$$

Figure: 20 shows that this method can result in a much improved result over the Levy's original method, as seen in Figure: 17.

## 6.2 Modeling

This section will investigate several of the most common capacitor models. It will show how to fit them to a data set with Levy's method described in Section: 6.1, and will describe their effectiveness and limitations in doing so.




Figure 18: LSE + Iteration – Magnitude and Phase Error




Figure 19: LSE + Iteration – Combined Error




Figure 20: LSE + Iteration

### 6.2.1 6 Term Model




Figure 21: 6 Term Model

The model shown in Figure: 21 shows several of the most important parameters for a capacitor. It's impedance, shown in Equation: (44), can be used as the basis for a regression analysis.

$$\bar{Z}(s) = \frac{(R_E + R_L) + (L_E + C_D R_D R_E + C_D R_D R_L + C R_E R_L + C_D R_E R_L)s}{1 + (C_D R_D + C R_L + C_D R_L)s + C C_D R_D R_L s^2} + \frac{(C_D L_E R_D + C L_E R_L + C_D L_E R_L + C C_D R_D R_E R_L)s^2 + C C_D L_E R_D R_L s^3}{1 + (C_D R_D + C R_L + C_D R_L)s + C C_D R_D R_L s^2} \quad (44)$$

$$\bar{Z}(s) = \frac{a_0 + a_1s + a_2s^2 + a_3s^3}{b_0 + b_1s + b_2s^2} \quad (45)$$

For this model, Equations: (34), (35), & (36) simplify down to Equations: (46), (47), & (48).

$$M = \begin{bmatrix} \lambda_0 & 0 & -\lambda_2 & 0 & T_1 & S_2 \\ 0 & \lambda_2 & 0 & -\lambda_4 & -S_2 & T_3 \\ \lambda_2 & 0 & -\lambda_4 & 0 & T_3 & S_4 \\ 0 & \lambda_4 & 0 & -\lambda_6 & -S_4 & T_5 \\ T_1 & -S_2 & -T_3 & S_4 & U_2 & 0 \\ S_2 & T_3 & -S_4 & -T_5 & 0 & U_4 \end{bmatrix} \quad (46)$$

$$N = \begin{bmatrix} A_0 \\ A_1 \\ A_2 \\ A_3 \\ B_1 \\ B_2 \end{bmatrix} \quad (47)$$

$$C = \begin{bmatrix} S_0 \\ T_1 \\ S_2 \\ T_3 \\ 0 \\ U_2 \end{bmatrix} \quad (48)$$

Using this model, the regression analysis output described in Section: 6.1.3 can be seen in Figure: 22. The fit tracks the original data well, except for low frequencies and near resonance.

Equations: (56) shows solution for the polynomial coefficients. Using Equations: (45) and (45), the circuit parameters can be found through Equations: (49)-(55), with the solution as seen in Equations: (56) & (57). Even though the polynomial coefficients gave an acceptable fit to the data, it resulted in unacceptable circuit parameters. Since  $C$  and  $R_D$  are negative, this model is not physically realizable.






Figure 22: 6 Term Model: Bad Initilization

$$a_0 = R_E + R_L \quad (49)$$

$$a_1 = L_E + C_D R_D R_E + C_D R_D R_L + C R_E R_L + C_D R_E R_L \quad (50)$$

$$a_2 = C_D L_E R_D + C L_E R_L + C_D L_E R_L + C C_D R_D R_E R_L \quad (51)$$

$$a_3 = C C_D L_E R_D R_L \quad (52)$$

$$b_0 = 1 \quad (53)$$

$$b_1 = C_D R_D + C R_L + C_D R_L \quad (54)$$

$$b_2 = C C_D R_D R_L \quad (55)$$

$$a_0 = 5.9991E^{+03}$$

$$a_1 = 1.7934E^{-04}$$

$$a_2 = 3.3158E^{-12}$$

$$a_3 = 6.8295E^{-22} \quad (56)$$

$$b_0 = 1.0000$$

$$b_1 = 5.9057E^{-03}$$

$$b_2 = 1.4067E^{-12}$$

$$\begin{aligned}
C &= -8.2563E^{-10} \\
R_E &= 3.1886E^{-01} \\
L_E &= 4.8551E^{-10} \\
R_L &= 4.8551E^{-10} \\
C_D &= 9.8536E^{-07} \\
R_D &= -2.8824E^{-01}
\end{aligned} \tag{57}$$

The problem comes with the author's [35] suggestion that the initial guess for  $Q(jw_k) == 1$ . While an initial guess is required to calculate the weighting function during the first iteration, this particular choice causes the problem seen in Equations: (58) & (59). They show that this initial condition does not yield a rational solution for the circuit parameters.

$$\begin{aligned}
a_0 &= 1 \\
a_1 &= 1 \\
a_2 &= 1 \\
a_3 &= 1 \\
b_0 &= 1 \\
b_1 &= 0 \\
b_2 &= 0
\end{aligned} \tag{58}$$

$$\begin{aligned}
C &= INF \\
R_E &= INF \\
L_E &= INF \\
R_L &= IND \\
C_D &= IND \\
R_D &= IND
\end{aligned} \tag{59}$$

If we instead start with the rational set of circuit parameters seen in Equation: (61), the starting coefficients are as seen in Equation: (60).

$$a_0 = 2$$

$$a_1 = 5$$

$$a_2 = 4$$

$$a_3 = 1 \quad (60)$$

$$b_0 = 1$$

$$b_1 = 3$$

$$b_2 = 1$$

$$C = 1$$

$$R_E = 1$$

$$L_E = 1$$

$$R_L = 1$$

$$C_D = 1$$

$$R_D = 1$$

$$(61)$$




Figure 23: 6 Term Model: Good Initilization

Figure: 23 shows a good fit across the frequency spectrum for both magnitude and phase. The model does deviate at resonance, but that is unsurprising, as the number of parameters in the model is fairly low.

## **7 Conclusion**

This section will summarize the methodologies used to solve the stated problem.

## **8 Future Work**

This section will describe the future work needed to be accomplished in order to complete and further the stated goals of this thesis. It will mostly focus on the practical circuitry implementation and other aspects needed to make it a viable tool.

## A Schematic


This section shows the schematic described in Section: 5.



TABLE OF CONTENTS

01 TABLE OF CONTENTS AND REVISION CONTROL

- |    |                     |
|----|---------------------|
| 01 | TABLE OF CONTENTS A |
| 02 | POWER SUPPLIES      |
| 03 | DC BIAS CONTROL     |
| 04 | OPTOCOUPLER         |
| 05 | DISCHARGE CIRCUITRY |
| 06 | FILTERING           |
| 07 | IMPEDANCE / PHASE   |
| 08 | ADC                 |
| 09 | MCU I/O             |
| 10 | TEMPERATURE         |
| 11 | COMMUNICATIONS      |

TABLE OF CONTENTS			
Size	Document Number	Rev	
5	DELIBERO_THERIS	1	
Date:	Thursdav, June 25, 2015	Sheet	1 of 11






## DC BIAS CONTROL

DC BIAS CONTROL			
Title	Size	Document Number	Rev
	8	DELIBERO_THESIS	1
Date:	Thursday, June 25, 2015		Sheet 3 of 11







OPTOCOUPLER

Title		OPTOCOUPLER	
Size	Document Number	DELIBERO_THESIS	
B	Rev	1	
Date:	Thursday, June 25, 2015	Sheet	4 of 11

# DISCHARGING CIRCUITRY









Title		DISCHARGE CIRCUITRY	
Size	B	Document Number	DELIBERO_THESIS
Rev	1	Date:	Thursday, June 25, 2015



**FILTERING**

Title			FILTERING		
Size			Document Number		
B			DELIBERO_THESIS		
Date:			Thursday, June 25, 2015		
Sheet			6 of 11		
Rev			1		




MAGNITUDE

PHASE


IMPEDANCE / PHASE

Title		IMPEDANCE / PHASE	
Size	Document Number	Rev	1
B	DELIBERO_THESIS		
Date:	Thursday, June 25, 2015	Sheet	7 of 11






Title				ADC	
Size	B	Document Number	DELIBERO_1 THESIS		Rev 1
Date:	Thursday, June 25, 2015	Sheet	8	of	11

Title		MCU I/O	
Size	Document Number	DELBERO_THESIS	
B	Rev	1	
Date:	Thursday, June 25, 2015	Sheet	9 of 11



PLACE DECOUPLING CAPACITORS NEAR VREF+ PIN

PLACES DECOUPLING CAPACITORS NEAR PINS 1, 19, 28, 50, 75, 100, & VBAT




## TEMPERATURE

## BUFFER

## MISCELLANEOUS

Title		MISCELLANEOUS	
Size	Document Number	Rev	1
B	DELIBERO_THESIS		
Date:	Thursday, June 25, 2015	Sheet	10 of 11



# COMMUNICATIONS

Title		USB COMMUNICATIONS	
Size	Document Number	Sheet	Rev
B	DELIBERO_THESIS	11	1
Date:	Thursday, June 25, 2015	of	11



## B Generating Modeling Images

This appendix will list all of the matlab code and supporting files needed to generate the images seen in Section: 6.

### B.1 Example Data: Figure: 15




Figure 24: LTSpice Schematic for Capacitor Model

This section will describe how to obtain and generate the example data used for the regression fitting. This method uses LTSpice to generate impedance vs frequency data from one of Murata’s capacitor models. First, go to Murata’s online SimSurfing tool [36] and select the “Monolic Ceramic Capacitors” button. Download a SPICE \*.mod file (Appendix: B.1.1) for the capacitor of interest, by selecting it from the list and clicking the “netlist” button. Open the \*.mod file in LTSpice, right click on the part name in the line starting with “.SUBCKT,” and select “Create Symbol.” Create an LTSpice schematic similar to Figure: 24 and plot  $\frac{V(n001)}{-I(V1)}$ . The negative sign is important because LTSpice defines current as coming out of a node. If the negative sign is omitted, the phase will be offset by  $180^\circ$ , and the regression analysis will solve for negative capacitance! With the plot window selected, select “*File* → *Export* → *Cartesian* → *OK*” with the impedance plot selected as the waveform. Open the resultant \*.txt file, delete the first line, and change all tabs to commas (“<:> %s/ < ctrl + v > < TAB > /, /g” , “%s/^I/, /g” in vim). Make sure to save the resultant file in “/scripts/data.”

### B.1.1 Capacitor Subcircuit Model

```
1  *-----
2  * SPICE Model generated by Murata Manufacturing Co., Ltd.
3  * Copyright (C) Murata Manufacturing Co., Ltd.
4  * Description :3216/X7R/1uF/50V
5  * Murata P/N :GRM31MR71H105KA88
6  * Property : C = 1[uF]
7  *-----
8  * Applicable Conditions:
9  *   Frequency Range = 100Hz-6000000000Hz
10 *   Temperature = 25 degC
11 *   DC Bias Voltage = 0V
12 *   Small Signal Operation
13 *-----
14 .SUBCKT GRM31MR71H105KA88 port1 port2
15 C1 port1 11 1.00e-6
16 L2 11 12 2.82e-11
17 R3 12 13 6.65e-3
18 C4 13 14 1.53e-4
19 R4 13 14 22.8
20 C5 14 15 2.02e-4
21 R5 14 15 1.85
22 C6 15 16 1.51e-4
23 R6 15 16 3.53e-1
24 C7 16 17 1.60e-4
25 R7 16 17 6.68e-2
26 C8 17 18 9.85e-5
27 R8 17 18 1.80e-2
28 C9 18 19 1.20e-4
29 R9 18 19 2.94e-3
```

```

30 L10 19 20 3.24e-11
31 R10 19 20 1.02e-1
32 L11 20 21 1.94e-10
33 R11 20 21 3.05e-2
34 L12 21 22 4.09e-11
35 R12 21 22 2.85e-2
36 C13 22 23 5.18e-6
37 L13 22 23 3.93e-11
38 R13 22 23 1.00e-2
39 C14 23 24 9.49e-7
40 L14 23 24 8.93e-11
41 R14 23 24 1.68e-2
42 C15 24 25 1.33e-11
43 L15 24 25 9.25e-11
44 R15 24 25 6.24
45 C16 25 port2 1.03e-12
46 L16 25 port2 3.80e-10
47 R16 25 port2 171
48 R100 port1 11 5.00e+8
49 .ENDS GRM31MR71H105KA88

```

### B.1.2 Plot ExCapData Script

The functions used to get and plot the data can be found in Appendix: B.3.

```

1 % plot_ExCapData.m
2 % This script outputs a plot of the example data taken from ...
   Murata's Sim Surfing online tool.
3
4 % Clear environment
5 clearvars;
6 close all;

```

```

7  format shorte;
8
9  filename = './data/GRM31MR71H105KA88.txt';
10 [w, cData, rData, iData] = getData(filename);
11 myPlotType = plotType.cData;
12 plotFit(myPlotType, cData, cData, w); % figures/modeling/levyIter.jpg

```

## B.2 Basic LSE Image: Figure: 16

```

1  % run_basicLse.m
2  % This script runs the basic LSE for a line
3
4  % Clear environment
5  clearvars;
6  close all;
7  format shorte;
8
9  %% Generate data
10 n = 5;
11 err = rand(1,n)*1.3;
12 x = linspace(1,n,n);
13 b = rand(1)*ones(1,n);
14 y = x + err + b;
15
16 %% LSE
17 avg_y = sum(y);
18 avg_x = sum(x);
19 avg_xy = sum(y .* x);
20 avg_xsq = sum(x.^2);
21

```

```

22 a_1 = (avg_xy - avg_x * avg_y) / (avg_xsq - avg_x^2)
23 a_0 = avg_y - a_1 * avg_x
24
25 y_lse = a_0*ones(1,length(x)) + a_1 .* x;
26
27 %% Plot
28 plotFit(plotType.DIFF_PLOT,y,y_lse,x);

```

## B.3 Utility Functions

This appendix holds common “utility” functions used by many of the MATLAB scripts. You are required to manually save each plot after calling the “plotfit.m.”

```

1 % Getdata.m
2 % This function parses data from an LTSpice file into a
3 % format that can be used for regression analysis.
4 function [w, cData, rData, iData] = getData(filename)
5     data = csvread(filename);
6     w     = (data(:,1) * 2 * pi)';
7     rData = data(:,2)';
8     iData = data(:,3)';
9     cData = rData + 1i * iData;
10 end

```

```

1 % plotFit.m
2 % Outputs different plots for the regression analysis.
3 function [h_fig, h_leg, h_title, ax, p] = plotFit(pType, Data1, ...
4     Data2, x)
5 %% Common Prep
6 titleSize = 25;

```

```

6 legendSize      = 20;
7 axisTitleSize = 20;
8 axisSize        = 15;
9
10 h_fig = figure;
11
12 %% Plot specific request
13 if pType == plotType.DIFF_PLOT;
14     ax = subplot(1,1,1);
15     p(1) = plot(x,Data1,'o'); hold on;
16     p(2) = plot(x,Data2);
17     h_title = title('Basic LSE','FontSize',titleSize);
18     h_leg = legend('Orig','Fit');
19     set(h_leg,'FontSize',legendSize);
20     xlabel(ax, 'x', 'FontSize', axisTitleSize);
21     ylabel(ax, 'y', 'FontSize', axisTitleSize);
22
23 elseif pType == plotType.cData
24     [ax,p(1),p(2)] = plotyy(x,mag2db(abs(Data1)),x, ...
25         rad2deg(phase(Data1)),'semilogx','semilogx');
26
27     h_title = title('GRM31MR71H105KA88','FontSize',titleSize);
28     h_leg = legend('Magnitude','Phase','Location','north');
29     set(h_leg,'FontSize',legendSize);
30     xlabel(ax(1), '\omega (rad)' , 'FontSize', axisTitleSize);
31     ylabel(ax(1), 'Mag (dB)' , 'FontSize', axisTitleSize);
32     ylabel(ax(2), '\phi (deg)' , 'FontSize', axisTitleSize);
33     min_y1 = min(get(ax(1),'ytick'));
34     max_y1 = max(get(ax(1),'ytick'));
35     min_y2 = min(get(ax(2),'ytick'));
36     max_y2 = max(get(ax(2),'ytick'));
37     set(ax(1),'ytick',min_y1:20:max_y1);

```

```

38     set(ax(2), 'ytick', min_y2:20:max_y2);
39
40 elseif pType == plotType.MULTCDATA
41     colors = [0.000,0.447,0.741 ;
42              0.850,0.325,0.098 ;
43              0.929,0.694,0.125 ;
44              0.494,0.184,0.556 ;
45              0.466,0.674,0.188 ;
46              0.301,0.745,0.933];
47
48     [ax(1,:),p(1),p(2)] = plotyy(x,mag2db(abs(Data1(1,:))),x,...
49     rad2deg(phase(Data1(1,:))), 'semilogx', 'semilogx'); hold on;
50     [ax(2,:),p(3),p(4)] = plotyy(x,mag2db(abs(Data1(2,:))),x,...
51     rad2deg(phase(Data1(2,:))), 'semilogx', 'semilogx'); hold on;
52     [ax(3,:),p(5),p(6)] = plotyy(x,mag2db(abs(Data1(3,:))),x,...
53     rad2deg(phase(Data1(3,:))), 'semilogx', 'semilogx');
54
55     h_title = title('RC Filter -- Increasing ...
56                     C', 'FontSize', titleSize);
57     h_leg = legend(p, 'Mag1', 'Pha1', 'Mag2', 'Pha2', ...
58                   'Mag3', 'Pha3', 'Location', 'northeast');
59     set(h_leg, 'FontSize', legendSize);
60     xlabel(ax(1,1), '\omega (rad)' , 'FontSize', axisTitleSize);
61     ylabel(ax(1,1), 'Mag (dB)' , 'FontSize', axisTitleSize);
62     ylabel(ax(1,2), '\phi (deg)' , 'FontSize', axisTitleSize);
63
64     for ind = 1:6
65         p(ind).Color = colors(ind,:);
66         ax(ind).YColor = [0,0,0]; % Black
67     end
68
69     p(2).Marker = 'o';

```

```

69     p(4).Marker = 'o';
70     p(6).Marker = 'o';
71
72     elseif pType == plotType.cVectorsDiff
73         rows = 2;
74         cols = 2;
75
76         ax(1) = subplot(rows,cols,1);
77         p(1) = semilogx(x,mag2db(abs(Data1))); hold on;
78         p(2) = semilogx(x,mag2db(abs(Data2)));
79         h_title(1) = title('Magnitude','FontSize',titleSize);
80         h_leg = legend('Orig','FitData','Location','north');
81         set(h_leg,'FontSize',legendSize);
82         xlabel('\omega','FontSize',axisTitleSize);
83         ylabel('Mag (dB)','FontSize',axisTitleSize);
84         min_y1 = min(get(ax(1),'ytick'));
85         max_y1 = max(get(ax(1),'ytick'));
86         set(ax(1),'ytick',min_y1:20:max_y1);
87
88         ax(2) = subplot(rows,cols,2);
89         p(3) = semilogx(x,rad2deg(phase(Data1))); hold on;
90         p(4) = semilogx(x,rad2deg(phase(Data2)));
91         h_title(2) = title('Phase','FontSize',titleSize);
92         h_leg = legend('Orig','FitData','Location','north');
93         set(h_leg,'FontSize',legendSize);
94         xlabel('\omega','FontSize',axisTitleSize);
95         ylabel('\phi (deg)','FontSize',axisTitleSize);
96         min_y2 = min(get(ax(2),'ytick'));
97         max_y2 = max(get(ax(2),'ytick'));
98         set(ax(2),'ytick',min_y2:20:max_y2);
99
100        ax(3) = subplot(rows,cols,3);

```



```

101     p(5) = semilogx(x,abs(Data2)-abs(Data1));
102     h_title(3) = title('Magnitude Error','FontSize',titleSize);
103     xlabel('\omega','FontSize',axisTitleSize);
104     ylabel('\Delta Mag (\Omega)','FontSize',axisTitleSize);
105
106     ax(4) = subplot(rows,cols,4);
107     p(6) = semilogx(x,rad2deg(phase(Data2))-rad2deg(phase(Data1)));
108     h_title(4) = title('Phase Error','FontSize',titleSize);
109     xlabel('\omega','FontSize',axisTitleSize);
110     ylabel('\Delta \phi (deg)','FontSize',axisTitleSize);
111
112     elseif pType == plotType.oneError
113         rows = 1;
114         cols = 1;
115         ax = subplot(rows,cols,1);
116         p = plot(Data1);
117         h_title = title('Norm Magnitude Err^2 + Norm Phase ...
118             Err^2','FontSize',titleSize);
119         h_leg = legend();
120         xlabel('n','FontSize',axisTitleSize);
121         ylabel('Error','FontSize',axisTitleSize);
122
123     elseif pType == plotType.twoErrors
124         rows = 1;
125         cols = 2;
126
127         ax(1) = subplot(rows,cols,1);
128         p (1) = semilogy(Data1);
129         h_title(1) = title('Magnitude Err^2','FontSize',titleSize);
130         xlabel('n','FontSize',axisTitleSize);
131         ylabel('Error^2 ((\Delta \Omega)^2)','FontSize',axisTitleSize);

```

```

132     ax(2) = subplot(rows,cols,2);
133     p (2) = semilogy(Data2);
134     h_title(2) = title('Phase Error^2','FontSize',titleSize);
135     xlabel('n','FontSize',axisTitleSize);
136     ylabel('Error^2 ((\Delta \Phi)^2)','FontSize',axisTitleSize);
137 end % if pType == plotType.cVectorsDiff
138
139 %% Common plotting options
140 for ind = 1:length(ax)
141     grid(ax(ind),'on');
142     set(ax(ind),'FontSize',axisSize);
143 end % for ind = 1:length(ax)
144
145 for ind = 1:length(p)
146     p(ind).LineWidth = 2;
147 end % for ind = 1:length(p)
148 end % function plotFit()

```

```

1 % plotType.m
2 % Holds the enum for the various plot types.
3 classdef plotType
4     enumeration
5         DIFF_PLOT, MULTCDATA, cData, cVectorsDiff, oneError, ...
6         twoErrors
7     end
8 end

```

## References

- [1] Avx corporation history.

- [2] Relva C. Buchanan, editor. *Ceramic Materials for Electronics*. Marcel Dekker, 3 edition, June 2004.
- [3] What are mica capacitors?, 2014.
- [4] PETER CORWIN. *Synthesis and Characterization of Titanium Zirconium Based Alloys for Capacitor Use*. PhD thesis, Case Western Reserve University, 2013.
- [5] G W A Dummer. *Electronics Inventions and Discoveries*. Institute of Physics Publishing, 1997.
- [6] Steven Ehret. *Instrumentation For Anodization and In-Situ Testing of Titanium Alloys for Capacitor Anodes*. Masters thesis, Case Western Reserve University, January 2012.
- [7] JD Fast. The transition point diagram of the zirconium-titanium system. *Recueil des Travaux Chimiques des Pays-Bas*, 58(11):973–983, 1939.
- [8] Richard Fore. Understanding temperature coefficients of ceramics, January 2005.
- [9] S. Fujishima. The history of ceramic filters. *Ultrasonics, Ferroelectrics and Frequency Control, IEEE Transactions on*, 47(1):1–7, Jan 2000.
- [10] James M. Gleason. Steatite for high frequency insulation. In *Journal of the British Institution of Radio Engineers*. Institute of Radio Engineers, 1945.
- [11] J. Ho, T.R. Jow, and S. Boggs. Historical introduction to capacitor technology. *Electrical Insulation Magazine, IEEE*, 26(1):20–25, January 2010.
- [12] Brian Holman. *The Electrical Characterization of Tantalum Capacitors as MIS Devices*. ProQuest LLC, 2008.
- [13] Capacitors.

- [14] B. Jaffe, W.R Cook Jr., and H. Jaffe. *Piezoelectric Ceramics*. Adademic Press Ince (London) Ltd, 1971.
- [15] J.M.Herbert. *Ceramic Dielectrics in Capacitors*. Gordon and Breach Scientific Publishers, 1985.
- [16] Jill Jonnes. *Empires of Light*. Random House, 2003.
- [17] James Karki. Analysis of the sallen-key architecture. Online, September 2002.
- [18] Jun-Wan Ki. *Titanium sponge on titanium substrate for titanium electrolytic capacitor anodes*. PhD thesis, Case Western Reserve University, 2005.
- [19] Equo Kobayashi, Shigeru Matsumoto, Takayuki Yoneyama, Hitoshi Hamanaka, et al. Mechanical properties of the binary titanium-zirconium alloys and their potential for biomedical materials. *Journal of biomedical materials research*, 29(8):943–950, 1995.
- [20] Lambda. Pxe series (dual output) dc-dc converters, July 2005.
- [21] Learning about electronics.
- [22] E. C. Levy. Complex-curve fitting. *Automatic Control, IRE Transactions on*, AC-4(1):37–44, 1959.
- [23] Loc series linear optocouplers application note: An-107, September 2013.
- [24] An efficiency primer for switch-mode, dcdc converter power supplies, December 2008.
- [25] Francis Merat Michael DeLibero, Steven Ehret. Instrumentation for the anodization and characterization of titanium electrodes for electrolytic capacitors. In *Energytech, 2012 IEEE*. IEEE, May 2012.

- [26] J.R. Miller. Introduction to electrochemical capacitor technology. *Electrical Insulation Magazine, IEEE*, 26(4):40–47, July 2010.
- [27] Reem Malik Moshe Gerstenhaber. More value from your absolute value circuit. *Back Burner*, 44(04), April 2010.
- [28] Ming-Jen Pan and Clive A. Randall. A brief introduction to ceramic capacitors. *Electrical Insulation Magazine, IEEE*, 26(3):44–50, May 2010.
- [29] Winfield Hill Paul Horowitz. *The Art of Electronics*. Cambridge University Press, 3 edition, 2015.
- [30] Matthew Pilotte. Operation of rf detector products at low frequency: An-691, 2005.
- [31] Ian Poole. Silver mica capacitor.
- [32] S. Pooranchandra, B. Sasikala, and Afzal Khan. *Introduction to Electrical , Electronics and Communication Engineering*. FireWall Media, 2005.
- [33] Krik K. Reed. Characterization of tantalum polymer capacitors, 2005.
- [34] R.P. Sallen and E.L. Key. A practical method of designing rc active filters. *Circuit Theory, IRE Transactions on*, 2(1):74–85, March 1955.
- [35] C.K. Sanathanan and J. Koerner. Transfer function synthesis as a ratio of two complex polynomials. *Automatic Control, IEEE Transactions on*, 8(1):56–58, Jan 1963.
- [36] Sim surfing. Online.
- [37] Sprague 50 year timeline.
- [38] High voltage power supplies.

- [39] Series ps300 high voltage power supplies.
- [40] Electronic components - dipped mica capacitors.
- [41] Webench filter designer.
- [42] GE Welsch. Doped titanium for forming capacitors with high energy density. In *The 22nd Advanced Aerospace Materials and Processes (AeroMat) Conference and Exposition*. ASM, May 2011.
- [43] Ceramic capacitor, November 2014.
- [44] Electrolytic capacitor.
- [45] Silver mica capacitor, January 2014.