

Since the adders are half adders, they do not have a carry in which means less inputs, less circuitry / resistors, leading to less complexity. Thus it will have a faster performance than two full adders, but less functionality as it doesn't compute carry ins.

2. If the 2's complement is used, the most significant bit, Sn-1 will tell it overflow occurred. If An-1 and Bn-1 are both same sign (Os or 2s) and Sn-1 has opposite sign then overflow occurred.

An-1	Bn-1	50-1	()	
0	0	0	0	(0 = no over flow, 1= overflow)
0	. 0	1	1	An-1
0	(	0	0	Bn-1 - 10-10-1
Ò			0	Hand
	Ó	0	0	Sn-1
	0	1	O	
		O		
	(		0	

0 = An-18n-15n-1 + An-18n-15n-1

3. a) 
$$-30.5 \rightarrow 30 = 011110 \Rightarrow -(01111010000)$$

$$C) -8.078125 \rightarrow S = 001000 - (0010000000101)$$

$$0.078125 \rightarrow 000101$$