state_observer_without_feedback Design Description User

state_observer_without_feedback: Design Description

by User

Published 15-Dec-2018 16:00:12 Copyright © 2018

For Internal Distribution Only

Table of Contents

Chapter 1. Model Version	1
Chapter 2. Root System	2
Blocks	2
Parameters	2
Block Execution Order	12
Chapter 3. Subsystems	13
Ramp	13
Blocks	13
Same system for ramp	17
Blocks	17
Same system for sinusoid	27
Blocks	27
Chapter 4. System Design Variables	37
Design Variable Summary	
Design Variable Details	38
Chapter 5. Requirements	
Chapter 6. System Model Configuration	
Chapter 7. Glossary	68
Chapter 8. About this Report	69
Report Overview	
Root System Description	69
Subsystem Descriptions	
State Chart Descriptions	


Chapter 1. Model Version

Version: 1.11

Last modified: Tue May 12 12:51:47 2015

Checksum: 4253994959 2884714095 3427471910 3528432570

Figure 2.1. state_observer_without_feedback



Blocks

Parameters

"Demux" (Demux)

Table 2.1. "Demux" Parameters

Parameter	Value
Number of outputs	2
Display option	bar

Parameter	Value
Bus selection mode	off

"Demux1" (Demux)

Table 2.2. "Demux1" Parameters

Parameter	Value
Number of outputs	2
Display option	bar
Bus selection mode	off

"Gain" (Gain)

Table 2.3. "Gain" Parameters

Parameter	Value
Gain	b
Multiplication	Matrix(K*u)
Parameter minimum	[]
Parameter maximum	
Parameter data type	Inherit: Inherit via internal rule
Output minimum	[]
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data type setting against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Gain1" (Gain)

Table 2.4. "Gain1" Parameters

Parameter	Value
Gain	a
Multiplication	Matrix(K*u)

Parameter	Value
Parameter minimum	
Parameter maximum	0
Parameter data type	Inherit: Inherit via internal rule
Output minimum	0
Output maximum	0
Output data type	Inherit: Inherit via internal rule
Lock output data type setting against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Gain2" (Gain)

Table 2.5. "Gain2" Parameters

Parameter	Value
Gain	b
Multiplication	Element-wise(K.*u)
Parameter minimum	[]
Parameter maximum	0
Parameter data type	Inherit: Inherit via internal rule
Output minimum	[]
Output maximum	[]
Output data type	Inherit: Inherit via internal rule
Lock output data type setting against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Gain3" (Gain)

Table 2.6. "Gain3" Parameters

Parameter	Value
Gain	С
Multiplication	Matrix(K*u)
Parameter minimum	
Parameter maximum	
Parameter data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data type setting against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Gain4" (Gain)

Table 2.7. "Gain4" Parameters

Parameter	Value
Gain	L
Multiplication	Matrix(K*u)
Parameter minimum	
Parameter maximum	
Parameter data type	Inherit: Inherit via internal rule
Output minimum	[]
Output maximum	[]
Output data type	Inherit: Inherit via internal rule
Lock output data type setting against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off

Parameter	Value
Sample time (-1 for inherited)	-1

"Gain5" (Gain)

Table 2.8. "Gain5" Parameters

Parameter	Value
Gain	a
Multiplication	Matrix(K*u)
Parameter minimum	
Parameter maximum	
Parameter data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data type setting against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Gain6" (Gain)

Table 2.9. "Gain6" Parameters

Parameter	Value
Gain	С
Multiplication	Matrix(K*u)
Parameter minimum	
Parameter maximum	
Parameter data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule

Parameter	Value
Lock output data type setting against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Integrator" (Integrator)

Table 2.10. "Integrator" Parameters

Parameter	Value
External reset	none
Initial condition source	internal
Initial condition	[1;1]
Limit output	off
Upper saturation limit	inf
Lower saturation limit	-inf
Wrap state	off
Wrapped state upper value	pi
Wrapped state lower value	-pi
Show saturation port	off
Show state port	off
Ignore limit and reset when linearizing	off
Enable zero-crossing detection	on
State Name (e.g., 'position')	"

"Integrator1" (Integrator)

Table 2.11. "Integrator1" Parameters

Parameter	Value
External reset	none
Initial condition source	internal
Initial condition	0
Limit output	off
Upper saturation limit	inf
Lower saturation limit	-inf
Wrap state	off

Parameter	Value
Wrapped state upper value	pi
Wrapped state lower value	-pi
Show saturation port	off
Show state port	off
Ignore limit and reset when linearizing	off
Enable zero-crossing detection	on
State Name (e.g., 'position')	"

"Mux" (Mux)

Table 2.12. "Mux" Parameters

Parameter	Value
Number of inputs	2
Display option	bar

"Mux1" (Mux)

Table 2.13. "Mux1" Parameters

Parameter	Value
Number of inputs	2
Display option	bar

"Mux2" (Mux)

Table 2.14. "Mux2" Parameters

Parameter	Value
Number of inputs	2
Display option	bar

"Step" (Step)

Table 2.15. "Step" Parameters

Parameter	Value
Step time	0

Parameter	Value
Initial value	0
Final value	1
Sample time	0
Interpret vector parameters as 1-D	on
Enable zero-crossing detection	on

"Step1" (Step)

Table 2.16. "Step1" Parameters

Parameter	Value
Step time	0
Initial value	0
Final value	1
Sample time	0
Interpret vector parameters as 1-D	on
Enable zero-crossing detection	on

"Sum" (Sum)

Table 2.17. "Sum" Parameters

Parameter	Value
Icon shape	round
List of signs	++
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	[]
Output maximum	[]
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Sum1" (Sum)

Table 2.18. "Sum1" Parameters

Parameter	Value
Icon shape	round
List of signs	+++
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	П
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Sum2" (Sum)

Table 2.19. "Sum2" Parameters

Parameter	Value
Icon shape	round
List of signs	+-
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Sum3" (Sum)

Table 2.20. "Sum3" Parameters

Parameter	Value
Icon shape	round
List of signs	+-
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	П
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Sum4" (Sum)

Table 2.21. "Sum4" Parameters


Parameter	Value
Icon shape	round
List of signs	+-
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

Block Execution Order

"state_observer_without_feedback" is a multitasking model. Block execution order is not available for multitasking models.

Ramp

Figure 3.1. state_observer_without_feedback/Same system for ramp/Ramp



Blocks

Parameters

"Clock" (Clock)

Table 3.1. "Clock" Parameters

Parameter	Value
Display time	off
Decimation	10

[&]quot;Constant" (Constant)

Table 3.2. "Constant" Parameters

Parameter	Value
Constant value	start
Interpret vector parameters as 1-D	on
Output minimum	[]
Output maximum	[]
Output data type	Inherit: Inherit via back propaga tion

Parameter	Value
Lock output data type setting against changes by the fixed-point tools	off
Sample time	inf
Frame period	inf

"Constant1" (Constant)

Table 3.3. "Constant1" Parameters

Parameter	Value
Constant value	InitialOutput
Interpret vector parameters as 1-D	on
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via back propaga tion
Lock output data type setting against changes by the fixed-point tools	off
Sample time	inf
Frame period	inf

"Out1" (Outport)

Table 3.4. "Out1" Parameters

Parameter	Value
Port number	1
Icon display	Port number
Minimum	[]
Maximum	[]
Data type	Inherit: auto
Lock output data type setting against changes by the fixed-point tools	off
Output as nonvirtual bus in parent model	off
Unit (e.g., m, m/s^2, N*m)	inherit
Port dimensions (-1 for inherited)	-1
Variable-size signal	Inherit
Sample time (-1 for inherited)	-1
Ensure outport is virtual	off
Source of initial output value	Dialog

Parameter	Value
Output when disabled	held
Initial output	[]
MustResolveToSignalObject	off
Specify output when source is unconnected	off
Constant value	0
Interpret vector parameters as 1-D	off

"Output" (Sum)

Table 3.5. "Output" Parameters

Parameter	Value
Icon shape	round
List of signs	++
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	on
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Same as first input
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	on
Sample time (-1 for inherited)	-1

"Product" (Product)

Table 3.6. "Product" Parameters

Parameter	Value
Number of inputs	2
Multiplication	Element-wise(.*)
Multiply over	All dimensions
Dimension	1
Require all inputs to have the same data type	on
Output minimum	[]
Output maximum	[]

Parameter	Value
Output data type	Inherit: Same as first input
Lock output data type setting against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	on
Sample time (-1 for inherited)	-1

"Step" (Step)

Table 3.7. "Step" Parameters

Parameter	Value
Step time	start
Initial value	0
Final value	slope
Sample time	0
Interpret vector parameters as 1-D	on
Enable zero-crossing detection	on


"Sum" (Sum)

Table 3.8. "Sum" Parameters

Parameter	Value
Icon shape	round
List of signs	+-
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	on
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Same as first input
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	on
Sample time (-1 for inherited)	-1

Same system for ramp

Figure 3.2. state_observer_without_feedback/Same system for ramp



Blocks

Parameters

"Demux2" (Demux)

Table 3.9. "Demux2" Parameters

Parameter	Value
Number of outputs	2
Display option	bar
Bus selection mode	off

"Demux3" (Demux)

Table 3.10. "Demux3" Parameters

Parameter	Value
Number of outputs	2
Display option	bar
Bus selection mode	off

"Gain10" (Gain)

Table 3.11. "Gain10" Parameters

Parameter	Value
Gain	С
Multiplication	Matrix(K*u)
Parameter minimum	[]
Parameter maximum	
Parameter data type	Inherit: Inherit via internal rule
Output minimum	[]
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data type setting against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Gain11" (Gain)

Table 3.12. "Gain11" Parameters

Parameter	Value
Gain	L
Multiplication	Matrix(K*u)
Parameter minimum	
Parameter maximum	
Parameter data type	Inherit: Inherit via internal rule

Parameter	Value
Output minimum	[]
Output maximum	[]
Output data type	Inherit: Inherit via internal rule
Lock output data type setting against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Gain12" (Gain)

Table 3.13. "Gain12" Parameters

Parameter	Value
Gain	a
Multiplication	Matrix(K*u)
Parameter minimum	
Parameter maximum	
Parameter data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data type setting against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Gain13" (Gain)

Table 3.14. "Gain13" Parameters

Parameter	Value
Gain	С
Multiplication	Matrix(K*u)
Parameter minimum	
Parameter maximum	

Parameter	Value
Parameter data type	Inherit: Inherit via internal rule
Output minimum	0
Output maximum	[]
Output data type	Inherit: Inherit via internal rule
Lock output data type setting against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Gain7" (Gain)

Table 3.15. "Gain7" Parameters

Parameter	Value
Gain	b
Multiplication	Matrix(K*u)
Parameter minimum	[]
Parameter maximum	[]
Parameter data type	Inherit: Inherit via internal rule
Output minimum	[]
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data type setting against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Gain8" (Gain)

Table 3.16. "Gain8" Parameters

Parameter	Value
Gain	a
Multiplication	Matrix(K*u)

Parameter	Value
Parameter minimum	
Parameter maximum	
Parameter data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data type setting against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Gain9" (Gain)

Table 3.17. "Gain9" Parameters

Parameter	Value
Gain	b
Multiplication	Element-wise(K.*u)
Parameter minimum	[]
Parameter maximum	[]
Parameter data type	Inherit: Inherit via internal rule
Output minimum	[]
Output maximum	[]
Output data type	Inherit: Inherit via internal rule
Lock output data type setting against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Integrator2" (Integrator)

Table 3.18. "Integrator2" Parameters

Parameter	Value
External reset	none
Initial condition source	internal
Initial condition	[1;1]
Limit output	off
Upper saturation limit	inf
Lower saturation limit	-inf
Wrap state	off
Wrapped state upper value	pi
Wrapped state lower value	-pi
Show saturation port	off
Show state port	off
Ignore limit and reset when linearizing	off
Enable zero-crossing detection	on
State Name (e.g., 'position')	"

"Integrator3" (Integrator)

Table 3.19. "Integrator3" Parameters

Parameter	Value
External reset	none
Initial condition source	internal
Initial condition	0
Limit output	off
Upper saturation limit	inf
Lower saturation limit	-inf
Wrap state	off
Wrapped state upper value	pi
Wrapped state lower value	-pi
Show saturation port	off
Show state port	off
Ignore limit and reset when linearizing	off
Enable zero-crossing detection	on

Parameter	Value
State Name (e.g., 'position')	п

"Mux3" (Mux)

Table 3.20. "Mux3" Parameters

Parameter	Value
Number of inputs	2
Display option	bar

"Mux4" (Mux)

Table 3.21. "Mux4" Parameters

Parameter	Value
Number of inputs	2
Display option	bar

"Mux5" (Mux)

Table 3.22. "Mux5" Parameters

Parameter	Value
Number of inputs	2
Display option	bar

"Ramp" (SubSystem)

Table 3.23. "Ramp" Parameters

Parameter	Value
SimulinkmasksSlope_MP	1
SimulinkmasksStartTime_MP	0
SimulinkmasksInitialOutput_MP	0
SimulinkmasksInterpretVectorParametersAs1D_MP	on

"Ramp1" (SubSystem)

Table 3.24. "Ramp1" Parameters

Parameter	Value
SimulinkmasksSlope_MP	1
SimulinkmasksStartTime_MP	0
SimulinkmasksInitialOutput_MP	0
SimulinkmasksInterpretVectorParametersAs1D_MP	on

"Sum5" (Sum)

Table 3.25. "Sum5" Parameters

Parameter	Value
Icon shape	round
List of signs	++
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Sum6" (Sum)

Table 3.26. "Sum6" Parameters

Parameter	Value
Icon shape	round
List of signs	+++
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off

Parameter	Value
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	[]
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Sum7" (Sum)

Table 3.27. "Sum7" Parameters

Parameter	Value
Icon shape	round
List of signs	+-
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	[]
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Sum8" (Sum)

Table 3.28. "Sum8" Parameters

Parameter	Value
Icon shape	round
List of signs	+-
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off

Parameter	Value
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	П
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1


"Sum9" (Sum)

Table 3.29. "Sum9" Parameters

Parameter	Value
Icon shape	round
List of signs	+-
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	[]
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

Same system for sinusoid

Figure 3.3. state_observer_without_feedback/Same system for sinusoid



Blocks

Parameters

"Demux2" (Demux)

Table 3.30. "Demux2" Parameters

Parameter	Value
Number of outputs	2
Display option	bar
Bus selection mode	off

"Demux3" (Demux)

Table 3.31. "Demux3" Parameters

Parameter	Value
Number of outputs	2
Display option	bar
Bus selection mode	off

"Gain10" (Gain)

Table 3.32. "Gain10" Parameters

Parameter	Value
Gain	С
Multiplication	Matrix(K*u)
Parameter minimum	
Parameter maximum	
Parameter data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data type setting against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Gain11" (Gain)

Table 3.33. "Gain11" Parameters

Parameter	Value
Gain	L
Multiplication	Matrix(K*u)
Parameter minimum	
Parameter maximum	
Parameter data type	Inherit: Inherit via internal rule

Parameter	Value
Output minimum	[]
Output maximum	[]
Output data type	Inherit: Inherit via internal rule
Lock output data type setting against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Gain12" (Gain)

Table 3.34. "Gain12" Parameters

Parameter	Value
Gain	a
Multiplication	Matrix(K*u)
Parameter minimum	
Parameter maximum	
Parameter data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data type setting against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Gain13" (Gain)

Table 3.35. "Gain13" Parameters

Parameter	Value
Gain	С
Multiplication	Matrix(K*u)
Parameter minimum	
Parameter maximum	0

Parameter	Value
Parameter data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	[]
Output data type	Inherit: Inherit via internal rule
Lock output data type setting against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Gain7" (Gain)

Table 3.36. "Gain7" Parameters

Parameter	Value
Gain	b
Multiplication	Matrix(K*u)
Parameter minimum	[]
Parameter maximum	[]
Parameter data type	Inherit: Inherit via internal rule
Output minimum	[]
Output maximum	[]
Output data type	Inherit: Inherit via internal rule
Lock output data type setting against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Gain8" (Gain)

Table 3.37. "Gain8" Parameters

Parameter	Value
Gain	a
Multiplication	Matrix(K*u)

Parameter	Value
Parameter minimum	
Parameter maximum	
Parameter data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data type setting against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Gain9" (Gain)

Table 3.38. "Gain9" Parameters

Parameter	Value
Gain	b
Multiplication	Element-wise(K.*u)
Parameter minimum	[]
Parameter maximum	[]
Parameter data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	[]
Output data type	Inherit: Inherit via internal rule
Lock output data type setting against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Integrator2" (Integrator)

Table 3.39. "Integrator2" Parameters

Parameter	Value
External reset	none
Initial condition source	internal
Initial condition	[1;1]
Limit output	off
Upper saturation limit	inf
Lower saturation limit	-inf
Wrap state	off
Wrapped state upper value	pi
Wrapped state lower value	-pi
Show saturation port	off
Show state port	off
Ignore limit and reset when linearizing	off
Enable zero-crossing detection	on
State Name (e.g., 'position')	"

"Integrator3" (Integrator)

Table 3.40. "Integrator3" Parameters

Parameter	Value
External reset	none
Initial condition source	internal
Initial condition	0
Limit output	off
Upper saturation limit	inf
Lower saturation limit	-inf
Wrap state	off
Wrapped state upper value	pi
Wrapped state lower value	-pi
Show saturation port	off
Show state port	off
Ignore limit and reset when linearizing	off
Enable zero-crossing detection	on

Parameter	Value
State Name (e.g., 'position')	"

"Mux3" (Mux)

Table 3.41. "Mux3" Parameters

Parameter	Value
Number of inputs	2
Display option	bar

"Mux4" (Mux)

Table 3.42. "Mux4" Parameters

Parameter	Value
Number of inputs	2
Display option	bar

"Mux5" (Mux)

Table 3.43. "Mux5" Parameters

Parameter	Value
Number of inputs	2
Display option	bar

"Sine Wave" (Sin)

Table 3.44. "Sine Wave" Parameters

Parameter	Value
Sine type	Time based
Time (t)	Use simulation time
Amplitude	3
Bias	0
Frequency (rad/sec)	1
Phase (rad)	0
Samples per period	10
Number of offset samples	0

Chapter 3. Subsystems

Parameter	Value	
Sample time	0	
Interpret vector parameters as 1-D	on	

"Sine Wave1" (Sin)

Table 3.45. "Sine Wave1" Parameters

Parameter	Value
Sine type	Time based
Time (t)	Use simulation time
Amplitude	3
Bias	0
Frequency (rad/sec)	1
Phase (rad)	0
Samples per period	10
Number of offset samples	0
Sample time	0
Interpret vector parameters as 1-D	on

"Sum5" (Sum)

Table 3.46. "Sum5" Parameters

Parameter	Value
Icon shape	round
List of signs	++
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	[]
Output maximum	[]
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Sum6" (Sum)

Table 3.47. "Sum6" Parameters

Parameter	Value
Icon shape	round
List of signs	+++
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	П
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Sum7" (Sum)

Table 3.48. "Sum7" Parameters

Parameter	Value
Icon shape	round
List of signs	+-
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	[]
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Sum8" (Sum)

Table 3.49. "Sum8" Parameters

Parameter	Value
Icon shape	round
List of signs	+-
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	П
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

"Sum9" (Sum)

Table 3.50. "Sum9" Parameters

Parameter	Value
Icon shape	round
List of signs	+-
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	[]
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

Chapter 4. System Design Variables

Design Variable Summary

Table 4.1. Design Variables

Variable Name	Parent Blocks	Size	Bytes	Class	Value
L	Gain4 Gain11 Gain11	2x1	16	double	[40 ; 800]
а	Gain1 Gain5 Gain12 Gain8 Gain12 Gain8	2x2	32	double	[-20.6 1; 0 -1]
b	Gain Gain2 Gain7 Gain9 Gain7 Gain9	2x1	16	double	[0; 1]
С	Gain3 Gain6 Gain10 Gain13 Gain10 Gain13	1x2	16	double	[11]

Table 4.2. Functions used in Design Variable Expressions

Function Name	Parent Blocks	Calling character vector
pi	Integrator Integrator1 Integrator2 Integrator3 Integrator3 Integrator3 Integrator Integrator Integrator1 Integrator2 Integrator2 Integrator3 Integrator2 Integrator3 Integrator3 Integrator2	-pi -pi -pi -pi -pi -pi pi pi pi pi pi

Function Name	Parent Blocks	Calling character vector
	Integrator3	pi
slope	Ramp Ramp1	slope slope
start	Ramp Ramp1	start start

Design Variable Details

L. [40;800]

Used by Blocks:

- state observer without feedback/Gain4
- <u>state_observer_without_feedback/Same_system_for_ramp/Gain11</u>
- <u>state_observer_without_feedback/Same system for sinusoid/Gain11</u>

Resolved in: base workspace

Table 4.3. a

-20.6000	1
0	-1

Used by Blocks:

- state_observer_without_feedback/Gain1
- state observer without feedback/Gain5
- state observer without feedback/Same system for ramp/Gain12
- state_observer_without_feedback/Same system for ramp/Gain8
- state observer without feedback/Same system for sinusoid/Gain12
- state_observer_without_feedback/Same system for sinusoid/Gain8

Resolved in: base workspace

b. [0;1]

Used by Blocks:

- state_observer_without_feedback/Gain
- state_observer_without_feedback/Gain2
- state_observer_without_feedback/Same system for ramp/Gain7
- state_observer_without_feedback/Same system for ramp/Gain9
- state_observer_without_feedback/Same system for sinusoid/Gain7
- state observer without feedback/Same system for sinusoid/Gain9

Resolved in: base workspace

c. [1 1]

Used by Blocks:

Chapter 4. System Design Variables

- state observer without feedback/Gain3
- <u>state_observer_without_feedback/Gain6</u>
- <u>state_observer_without_feedback/Same system for ramp/Gain10</u>
- state observer without feedback/Same system for ramp/Gain13
- <u>state_observer_without_feedback/Same_system_for_sinusoid/Gain10</u>
- state_observer_without_feedback/Same system for sinusoid/Gain13

Resolved in: base workspace

Chapter 5. Requirements

state_observer_without_feedback does not contain requirements traceability links.

Source: Model

Source Name: state_observer_without_feedback

Table 6.1. state_observer_without_feedback Configuration Set

Property	Value
Description	
Components	[state observer without feedback Configuration Set.Components(1), state observer without feedback Configuration Set.Components(2), state observer without feedback Configuration Set.Components(3), state observer without feedback Configuration Set.Components(4), state observer without feedback Configuration Set.Components(5), state observer without feedback Configuration Set.Components(6), state observer without feedback Configuration Set.Components(7), state observer without feedback Configuration Set.Components(8), state observer without feedback Configuration Set.Components(9), state observer without feedback Configuration Set.Components(10)]
Name	Configuration
SimulationMode	normal
ConfigType	Model

Table 6.2. <u>state_observer_without_feedback Configuration Set.Components(1)</u>

Property	Value
Name	Solver
Description	
Components	
StartTime	0.0
StopTime	8
AbsTol	auto
AutoScaleAbsTol	on
FixedStep	auto
InitialStep	auto
MaxNumMinSteps	-1
MaxOrder	5

ZcThreshold	auto
ConsecutiveZCsStepRelTol	10*128*eps
MaxConsecutiveZCs	1000
ExtrapolationOrder	4
NumberNewtonIterations	1
MaxStep	auto
MinStep	auto
MaxConsecutiveMinStep	1
RelTol	1e-3
SolverMode	MultiTasking
EnableMultiTasking	on
EnableExplicitPartitioning	off
EnableConcurrentExecution	on
ConcurrentTasks	off
Solver	ode45
SolverName	ode45
SolverType	Variable-step
SolverJacobianMethodControl	auto
ShapePreserveControl	DisableAll
ZeroCrossControl	UseLocalSettings
ZeroCrossAlgorithm	Nonadaptive
SolverResetMethod	Fast
PositivePriorityOrder	off
AutoInsertRateTranBlk	off
SampleTimeConstraint	Unconstrained
InsertRTBMode	Whenever possible
SampleTimeProperty	
DecoupledContinuousIntegration	off
MinimalZcImpactIntegration	off

Table 6.3. state_observer_without_feedback Configuration Set.Components(2)

Property	Value
Name	Data Import/Export
Description	
Components	
Decimation	1

ExternalInput	[t, u]
FinalStateName	xFinal
InitialState	xInitial
LimitDataPoints	on
MaxDataPoints	1000
LoadExternalInput	off
LoadInitialState	off
SaveFinalState	off
SaveCompleteFinalSimState	off
SaveFormat	Array
SaveOutput	on
SaveState	off
SignalLogging	on
DSMLogging	on
InspectSignalLogs	off
SaveTime	on
ReturnWorkspaceOutputs	off
StateSaveName	xout
TimeSaveName	tout
OutputSaveName	yout
SignalLoggingName	logsout
DSMLoggingName	dsmout
OutputOption	RefineOutputTimes
OutputTimes	[]
ReturnWorkspaceOutputsName	out
Refine	1
LoggingToFile	off
DatasetSignalFormat	timeseries
LoggingFileName	out.mat
LoggingIntervals	[-inf, inf]

Table 6.4. state_observer_without_feedback Configuration Set.Components(3)

Property	Value
Name	Optimization
Description	
Components	

BooleanDataType on ConditionallyExecuteInputs on DefaultParameterBehavior Tunable InlineParams off UseDivisionForNetSlopeComputation off UseFloatMulNetSlope off DefaultUnderspecifiedDataType double UseSpecifiedMinMax off InlineInvariantSignals off OptimizeBlockIOStorage on BufferReuse on GlobalBufferReuse on GlobalBufferReuse on GlobalVariableUsage None StrengthReduction off AdvancedOptControl EnforceIntegerDowncast on ExpressionFolding on BooleansAsBitfields off BitfieldContainerType uint_T EnableMemcpy on MemcpyThreshold 64 PassReuseOutputArgsAs Structure reference PassReuseOutputArgsThreshold 12 FoldNonRolledExpr on LocalBlockOutputs on RollThreshold 5 StateBitsets off ActiveStateOutputEnumStorageType Native Integer UseTempVars off ZeroExternalMemoryAtStartup on InitFltsAndDblsToZero off NoFixptDivByZeroProtection off EfficientFloat2IntCast	BlockReduction	on
DefaultParameterBehavior InlineParams Off UseDivisionForNetSlopeComputation UseFloatMulNetSlope DefaultUnderspecifiedDataType UseSpecifiedMinMax Off InlineInvariantSignals OptimizeBlockIOStorage On BufferReuse On GlobalBufferReuse On GlobalVariableUsage StrengthReduction AdvancedOptControl EnforceIntegerDowncast DiffieldContainerType Usint_T EnableMemcpy MemcpyThreshold PassReuseOutputArgsAs PassReuseOutputArgsAs PassReuseOutputArgsThreshold StateBitsets Off DataBitsets ActiveStateOutputEnumStorageType UseTempVars ZeroExternalMemoryAtStartup InitFltsAndDblsToZero Noff Off InlineInvariantSippeIndouble Off Off Off Off Off Off Off Off Off Of	BooleanDataType	on
InlineParams UseDivisionForNetSlopeComputation UseFloatMulNetSlope DefaultUnderspecifiedDataType UseSpecifiedMinMax Off InlineInvariantSignals OptimizeBlockIOStorage On BufferReuse GlobalBufferReuse On GlobalVariableUsage StrengthReduction AdvancedOptControl EnforceIntegerDowncast DiffeldContainerType EnableMemcpy MemcpyThreshold PassReuseOutputArgsAs PassReuseOutputArgsAs PassReuseOutputArgsThreshold StateBitsets Off DataBitsets ActiveStateOutputEnumStorageType UseTempVars ZeroExternalMemoryAtStartup InitFltsAndDblsToZero Noff InlineInvariantSype On	ConditionallyExecuteInputs	on
UseDivisionForNetSlopeComputation UseFloatMulNetSlope DefaultUnderspecifiedDataType UseSpecifiedMinMax Off InlineInvariantSignals OptimizeBlockIOStorage On BufferReuse On GlobalBufferReuse On GlobalVariableUsage None StrengthReduction AdvancedOptControl EnforceIntegerDowncast ExpressionFolding BooleansAsBitfields BitfieldContainerType Uint_T EnableMemcpy On MemcpyThreshold PassReuseOutputArgsAs PassReuseOutputArgsThreshold I2 FoldNonRolledExpr LocalBlockOutputs On RollThreshold StateBitsets Off ActiveStateOutputEnumStorageType UseTempVars ZeroExternalMemoryAtStartup InitFltsAndDblsToZero Noff	DefaultParameterBehavior	Tunable
UseFloatMulNetSlope DefaultUnderspecifiedDataType UseSpecifiedMinMax Off InlineInvariantSignals OptimizeBlockIOStorage On BufferReuse On GlobalBufferReuse GlobalBufferReuse On GlobalVariableUsage None StrengthReduction AdvancedOptControl EnforceIntegerDowncast On BuffieldContainerType Uint_T EnableMemcpy On MemcpyThreshold PassReuseOutputArgsAs PassReuseOutputArgsThreshold I2 FoldNonRolledExpr LocalBlockOutputs On RollThreshold StateBitsets Off ActiveStateOutputEnumStorageType Vore ZeroExternalMemoryAtStartup On InitFltsAndDblsToZero On Off On On Off On On Off On On Off On On Off On On Off On On Off On	InlineParams	off
DefaultUnderspecifiedDataType double UseSpecifiedMinMax off InlineInvariantSignals off OptimizeBlockIOStorage on BufferReuse on GlobalBufferReuse on GlobalVariableUsage None StrengthReduction off AdvancedOptControl EnforceIntegerDowncast on ExpressionFolding on BooleansAsBitfields off BitfieldContainerType uint_T EnableMemcpy on MemcpyThreshold 64 PassReuseOutputArgsAs Structure reference PassReuseOutputArgsThreshold 12 FoldNonRolledExpr on LocalBlockOutputs on RollThreshold 5 StateBitsets off DataBitsets off ActiveStateOutputEnumStorageType Native Integer UseTempVars ZeroExternalMemoryAtStartup on InitFltsAndDblsToZero off NoFixptDivByZeroProtection off	UseDivisionForNetSlopeComputation	off
UseSpecifiedMinMax InlineInvariantSignals OptimizeBlockIOStorage BufferReuse On GlobalBufferReuse GlobalVariableUsage StrengthReduction AdvancedOptControl EnforceIntegerDowncast ExpressionFolding BooleansAsBitfields BitfieldContainerType Uint_T EnableMemcpy On MemcpyThreshold PassReuseOutputArgsAs PassReuseOutputArgsThreshold StateBitsets Off DataBitsets Off ActiveStateOutputEnumStorageType InitFltsAndDblsToZero On Son Off Off Off Off Off Off Off Off Off Of	UseFloatMulNetSlope	off
InlineInvariantSignals OptimizeBlockIOStorage BufferReuse On GlobalBufferReuse On GlobalVariableUsage StrengthReduction AdvancedOptControl EnforceIntegerDowncast ExpressionFolding BooleansAsBitfields BitfieldContainerType EnableMemcpy On MemcpyThreshold PassReuseOutputArgsAs PassReuseOutputArgsThreshold I2 FoldNonRolledExpr LocalBlockOutputs RollThreshold StateBitsets Off DataBitsets Off ActiveStateOutputEnumStorageType InitFltsAndDblsToZero On InitFltsAndDblsToZero On	DefaultUnderspecifiedDataType	double
OptimizeBlockIOStorage on BufferReuse on GlobalBufferReuse on GlobalVariableUsage None StrengthReduction off AdvancedOptControl EnforceIntegerDowncast on ExpressionFolding on BooleansAsBitfields off BitfieldContainerType uint_T EnableMemcpy on MemcpyThreshold 64 PassReuseOutputArgsAs Structure reference PassReuseOutputArgsThreshold 12 FoldNonRolledExpr on LocalBlockOutputs on RollThreshold 5 StateBitsets off ActiveStateOutputEnumStorageType Native Integer UseTempVars Off ZeroExternalMemoryAtStartup on InitFltsAndDblsToZero off NoFixptDivByZeroProtection off	UseSpecifiedMinMax	off
BufferReuse on GlobalBufferReuse on GlobalVariableUsage None StrengthReduction off AdvancedOptControl EnforceIntegerDowncast on ExpressionFolding on BooleansAsBitfields off BitfieldContainerType uint_T EnableMemcpy on MemcpyThreshold 64 PassReuseOutputArgsAs Structure reference PassReuseOutputArgsThreshold 12 FoldNonRolledExpr on LocalBlockOutputs on RollThreshold 5 StateBitsets off ActiveStateOutputEnumStorageType Native Integer UseTempVars Off ZeroExternalMemoryAtStartup on InitFltsAndDblsToZero off NoFixptDivByZeroProtection off	InlineInvariantSignals	off
GlobalBufferReuse GlobalVariableUsage None StrengthReduction AdvancedOptControl EnforceIntegerDowncast ExpressionFolding BooleansAsBitfields BitfieldContainerType InableMemcpy InableMemoryAtStartup Inabl	OptimizeBlockIOStorage	on
GlobalVariableUsage StrengthReduction AdvancedOptControl EnforceIntegerDowncast ExpressionFolding BooleansAsBitfields BitfieldContainerType Uint_T EnableMemcpy MemcpyThreshold FassReuseOutputArgsAs PassReuseOutputArgsThreshold FoldNonRolledExpr LocalBlockOutputs RollThreshold StateBitsets Off DataBitsets ActiveStateOutputEnumStorageType UseTempVars ZeroExternalMemoryAtStartup InitFltsAndDblsToZero Non On	BufferReuse	on
StrengthReduction AdvancedOptControl EnforceIntegerDowncast On ExpressionFolding BooleansAsBitfields BitfieldContainerType Uint_T EnableMemcpy On MemcpyThreshold PassReuseOutputArgsAs PassReuseOutputArgsThreshold 12 FoldNonRolledExpr On LocalBlockOutputs On RollThreshold 5 StateBitsets Off DataBitsets Off ActiveStateOutputEnumStorageType UseTempVars ZeroExternalMemoryAtStartup InitFltsAndDblsToZero NoFixptDivByZeroProtection On	GlobalBufferReuse	on
AdvancedOptControl EnforceIntegerDowncast ExpressionFolding BooleansAsBitfields BitfieldContainerType EnableMemcpy MemcpyThreshold PassReuseOutputArgsAs PassReuseOutputArgsThreshold FoldNonRolledExpr LocalBlockOutputs RollThreshold StateBitsets Off ActiveStateOutputEnumStorageType UseTempVars ZeroExternalMemoryAtStartup InitFltsAndDblsToZero NoFixptDivByZeroProtection on On On On On On On On On	GlobalVariableUsage	None
EnforceIntegerDowncast on ExpressionFolding on BooleansAsBitfields off BitfieldContainerType uint_T EnableMemcpy on MemcpyThreshold 64 PassReuseOutputArgsAs Structure reference PassReuseOutputArgsThreshold 12 FoldNonRolledExpr on LocalBlockOutputs on RollThreshold 5 StateBitsets off DataBitsets off ActiveStateOutputEnumStorageType Native Integer UseTempVars off ZeroExternalMemoryAtStartup on InitFltsAndDblsToZero off NoFixptDivByZeroProtection off	StrengthReduction	off
ExpressionFolding BooleansAsBitfields BitfieldContainerType Uint_T EnableMemcpy on MemcpyThreshold PassReuseOutputArgsAs PassReuseOutputArgsThreshold FoldNonRolledExpr IncalBlockOutputs RollThreshold StateBitsets DataBitsets DataBitsets IncalBets UseTempVars Integer UseTempVars ZeroInternalMemoryAtStartup InitFltsAndDblsToZero Inf NoFixptDivByZeroProtection InitFltsAndDblsToZero IncalBet uint_T Intit uint_Intit ui	AdvancedOptControl	
BooleansAsBitfields BitfieldContainerType Uint_T EnableMemcpy on MemcpyThreshold PassReuseOutputArgsAs PassReuseOutputArgsThreshold FoldNonRolledExpr UccalBlockOutputs StateBitsets Off DataBitsets Off ActiveStateOutputEnumStorageType UseTempVars ZeroExternalMemoryAtStartup InitFltsAndDblsToZero Non Bittit StateBitsets Off NoFixptDivByZeroProtection On Off On Off Off Off Off Off	EnforceIntegerDowncast	on
BitfieldContainerType uint_T EnableMemcpy on MemcpyThreshold 64 PassReuseOutputArgsAs Structure reference PassReuseOutputArgsThreshold 12 FoldNonRolledExpr on LocalBlockOutputs on RollThreshold 5 StateBitsets off DataBitsets off ActiveStateOutputEnumStorageType Native Integer UseTempVars off ZeroExternalMemoryAtStartup on InitFltsAndDblsToZero off NoFixptDivByZeroProtection off	ExpressionFolding	on
EnableMemcpy MemcpyThreshold PassReuseOutputArgsAs PassReuseOutputArgsThreshold FoldNonRolledExpr LocalBlockOutputs RollThreshold StateBitsets Off DataBitsets ActiveStateOutputEnumStorageType UseTempVars ZeroExternalMemoryAtStartup InitFltsAndDblsToZero NoFixptDivByZeroProtection on 64 64 64 64 64 65 67 67 68 69 69 69 69 69 69 69 69 69	BooleansAsBitfields	off
MemcpyThreshold PassReuseOutputArgsAs Structure reference PassReuseOutputArgsThreshold 12 FoldNonRolledExpr LocalBlockOutputs on RollThreshold 5 StateBitsets off DataBitsets off ActiveStateOutputEnumStorageType UseTempVars ZeroExternalMemoryAtStartup InitFltsAndDblsToZero NoFixptDivByZeroProtection on Structure reference 64 Structure reference	BitfieldContainerType	uint_T
PassReuseOutputArgsAs Structure reference PassReuseOutputArgsThreshold 12 FoldNonRolledExpr on LocalBlockOutputs RollThreshold 5 StateBitsets off DataBitsets off ActiveStateOutputEnumStorageType UseTempVars ZeroExternalMemoryAtStartup InitFltsAndDblsToZero NoFixptDivByZeroProtection Structure reference Structure reference Structure reference 12 Native Integer Off Off Off Off Off Off Off Off Off Of	EnableMemcpy	on
PassReuseOutputArgsThreshold 12 FoldNonRolledExpr on LocalBlockOutputs on RollThreshold 5 StateBitsets off DataBitsets off ActiveStateOutputEnumStorageType Native Integer UseTempVars off ZeroExternalMemoryAtStartup on ZeroInternalMemoryAtStartup on InitFltsAndDblsToZero off NoFixptDivByZeroProtection off	MemcpyThreshold	64
FoldNonRolledExpr on LocalBlockOutputs on RollThreshold 5 StateBitsets off DataBitsets off ActiveStateOutputEnumStorageType Native Integer UseTempVars off ZeroExternalMemoryAtStartup on ZeroInternalMemoryAtStartup on InitFltsAndDblsToZero off NoFixptDivByZeroProtection off	PassReuseOutputArgsAs	Structure reference
LocalBlockOutputs RollThreshold StateBitsets Off DataBitsets Off ActiveStateOutputEnumStorageType UseTempVars ZeroExternalMemoryAtStartup ZeroInternalMemoryAtStartup InitFltsAndDblsToZero NoFixptDivByZeroProtection on on on on on on off	PassReuseOutputArgsThreshold	12
RollThreshold 5 StateBitsets off DataBitsets off ActiveStateOutputEnumStorageType Native Integer UseTempVars off ZeroExternalMemoryAtStartup on ZeroInternalMemoryAtStartup on InitFltsAndDblsToZero off NoFixptDivByZeroProtection off	FoldNonRolledExpr	on
StateBitsets off DataBitsets off ActiveStateOutputEnumStorageType Native Integer UseTempVars off ZeroExternalMemoryAtStartup on ZeroInternalMemoryAtStartup on InitFltsAndDblsToZero off NoFixptDivByZeroProtection off	LocalBlockOutputs	on
DataBitsetsoffActiveStateOutputEnumStorageTypeNative IntegerUseTempVarsoffZeroExternalMemoryAtStartuponZeroInternalMemoryAtStartuponInitFltsAndDblsToZerooffNoFixptDivByZeroProtectionoff	RollThreshold	5
ActiveStateOutputEnumStorageType Native Integer UseTempVars off ZeroExternalMemoryAtStartup on ZeroInternalMemoryAtStartup on InitFltsAndDblsToZero off NoFixptDivByZeroProtection off	StateBitsets	off
UseTempVars off ZeroExternalMemoryAtStartup on ZeroInternalMemoryAtStartup on InitFltsAndDblsToZero off NoFixptDivByZeroProtection off	DataBitsets	off
ZeroExternalMemoryAtStartup on ZeroInternalMemoryAtStartup on InitFltsAndDblsToZero off NoFixptDivByZeroProtection off	ActiveStateOutputEnumStorageType	Native Integer
ZeroInternalMemoryAtStartup on InitFltsAndDblsToZero off NoFixptDivByZeroProtection off	UseTempVars	off
InitFltsAndDblsToZero off NoFixptDivByZeroProtection off	ZeroExternalMemoryAtStartup	on
NoFixptDivByZeroProtection off	ZeroInternalMemoryAtStartup	on
	InitFltsAndDblsToZero	off
EfficientFloat2IntCast off	NoFixptDivByZeroProtection	off
	EfficientFloat2IntCast	off
EfficientMapNaN2IntZero on	EfficientMapNaN2IntZero	on
LifeSpan inf	LifeSpan	inf

EvaledLifeSpan	Inf
MaxStackSize	Inherit from target
BufferReusableBoundary	on
SimCompilerOptimization	off
AccelVerboseBuild	off
OptimizeBlockOrder	off
OptimizeDataStoreBuffers	on
BusAssignmentInplaceUpdate	on
DifferentSizesBufferReuse	off
OptimizationLevel	level2
OptimizationPriority	Balanced
OptimizationCustomize	on
UseRowMajorAlgorithm	off
LabelGuidedReuse	off

Table 6.5. <u>state_observer_without_feedback Configuration</u>
<u>Set.Components(4)</u>

Property	Value
Name	Diagnostics
Description	
Components	
RTPrefix	error
ConsistencyChecking	none
ArrayBoundsChecking	none
SignalInfNanChecking	none
StringTruncationChecking	error
SignalRangeChecking	none
ReadBeforeWriteMsg	UseLocalSettings
WriteAfterWriteMsg	UseLocalSettings
WriteAfterReadMsg	UseLocalSettings
AlgebraicLoopMsg	warning
ArtificialAlgebraicLoopMsg	warning
SaveWithDisabledLinksMsg	warning
SaveWithParameterizedLinksMsg	warning
CheckSSInitialOutputMsg	on
UnderspecifiedInitializationDetection	Classic
MergeDetectMultiDrivingBlocksExec	none

Check Execution Context Runtime Output Msg	off
SignalResolutionControl	UseLocalSettings
BlockPriorityViolationMsg	warning
MinStepSizeMsg	warning
TimeAdjustmentMsg	none
MaxConsecutiveZCsMsg	error
MaskedZcDiagnostic	warning
IgnoredZcDiagnostic	warning
SolverPrmCheckMsg	warning
InheritedTsInSrcMsg	warning
MultiTaskDSMMsg	error
MultiTaskCondExecSysMsg	error
MultiTaskRateTransMsg	error
SingleTaskRateTransMsg	none
TasksWithSamePriorityMsg	warning
SigSpecEnsureSampleTimeMsg	warning
CheckMatrixSingularityMsg	none
IntegerOverflowMsg	warning
Int32ToFloatConvMsg	warning
ParameterDowncastMsg	error
ParameterOverflowMsg	error
ParameterUnderflowMsg	none
ParameterPrecisionLossMsg	warning
ParameterTunabilityLossMsg	warning
FixptConstUnderflowMsg	none
FixptConstOverflowMsg	none
FixptConstPrecisionLossMsg	none
UnderSpecifiedDataTypeMsg	none
UnnecessaryDatatypeConvMsg	none
VectorMatrixConversionMsg	none
InvalidFcnCallConnMsg	error
FcnCallInpInsideContextMsg	error
SignalLabelMismatchMsg	none
UnconnectedInputMsg	warning
UnconnectedOutputMsg	warning
UnconnectedLineMsg	warning
UseOnlyExistingSharedCode	error
SFcnCompatibilityMsg	none

FrameProcessingCompatibilityMsg	error
UniqueDataStoreMsg	none
BusObjectLabelMismatch	warning
RootOutportRequireBusObject	warning
AssertControl	UseLocalSettings
Echo	
EnableOverflowDetection	off
AllowSymbolicDim	on
ModelReferenceIOMsg	none
ModelReferenceVersionMismatchMessage	none
ModelReferenceIOMismatchMessage	none
ModelReferenceCSMismatchMessage	none
ModelReferenceSimTargetVerbose	off
UnknownTsInhSupMsg	warning
ModelReferenceDataLoggingMessage	warning
ModelReferenceSymbolNameMessage	warning
ModelReferenceExtraNoncontSigs	error
StateNameClashWarn	warning
SimStateInterfaceChecksumMismatchMsg	warning
SimStateOlderReleaseMsg	error
InitInArrayFormatMsg	warning
StrictBusMsg	ErrorLevel1
BusNameAdapt	WarnAndRepair
NonBusSignalsTreatedAsBus	none
SFUnusedDataAndEventsDiag	warning
SFUnexpectedBacktrackingDiag	warning
SFInvalidInputDataAccessInChartInitDiag	warning
SFNoUnconditionalDefaultTransitionDiag	warning
SFTransitionOutsideNaturalParentDiag	warning
SFUnconditionalTransitionShadowingDiag	warning
SFUnreachableExecutionPathDiag	warning
SFUndirectedBroadcastEventsDiag	warning
SFTransitionActionBeforeConditionDiag	warning
SFOutputUsedAsStateInMooreChartDiag	error
${\sf SFTemporalDelaySmallerThanSampleTimeDiag}$	warning
SFUnconditionalPathOutOfParentDiag	warning
CFC alf Transition Diag	
SFSelfTransitionDiag	warning

SFMachineParentedDataDiag	warning
SFUnreachableStateOrJunctionDiag	warning
SFDanglingTransitionDiag	warning
IntegerSaturationMsg	warning
AllowedUnitSystems	all
UnitsInconsistencyMsg	warning
AllowAutomaticUnitConversions	on
RCSCRenamedMsg	warning
RCSCObservableMsg	warning
ForceCombineOutputUpdateInSim	off
UnderSpecifiedDimensionMsg	none

Table 6.6. <u>state_observer_without_feedback Configuration</u>
<u>Set.Components(5)</u>

Property	Value
Name	Hardware Implementation
Description	
Components	
ProdBitPerChar	8
ProdBitPerShort	16
ProdBitPerInt	32
ProdBitPerLong	32
ProdBitPerLongLong	64
ProdBitPerFloat	32
ProdBitPerDouble	64
ProdBitPerPointer	32
ProdBitPerSizeT	32
ProdBitPerPtrDiffT	32
ProdLargestAtomicInteger	Char
ProdLargestAtomicFloat	None
ProdIntDivRoundTo	Undefined
ProdEndianess	Unspecified
ProdWordSize	32
ProdShiftRightIntArith	on
ProdLongLongMode	off
ProdHWDeviceType	32-bit Generic
TargetBitPerChar	8

TargetBitPerShort	16
TargetBitPerInt	32
TargetBitPerLong	32
TargetBitPerLongLong	64
TargetBitPerFloat	32
TargetBitPerDouble	64
TargetBitPerPointer	32
TargetBitPerSizeT	32
TargetBitPerPtrDiffT	32
TargetLargestAtomicInteger	Char
TargetLargestAtomicFloat	None
TargetShiftRightIntArith	on
TargetLongLongMode	off
TargetIntDivRoundTo	Undefined
TargetEndianess	Unspecified
TargetWordSize	32
TargetPreprocMaxBitsSint	32
TargetPreprocMaxBitsUint	32
TargetHWDeviceType	Specified
TargetUnknown	off
DenormalBehavior	Default
ProdEqTarget	on
UseEmbeddedCoderFeatures	on
UseSimulinkCoderFeatures	on

Table 6.7. <u>state_observer_without_feedback Configuration</u>
<u>Set.Components(6)</u>

Property	Value
Name	Model Referencing
Description	
Components	
UpdateModelReferenceTargets	IfOutOfDateOrStructuralChange
SkipRefExpFcnMdlSchedulingOrderCheck	off
EnableRefExpFcnMdlSchedulingChecks	on
CheckModelReferenceTargetMessage	error
EnableParallelModelReferenceBuilds	off
ParallelModelReferenceErrorOnInvalidPool	on

ParallelModelReferenceMATLABWorkerInit	None
ModelReferenceNumInstancesAllowed	Multi
PropagateVarSize	Infer from blocks in model
ModelDependencies	
ModelReferencePassRootInputsByReference	on
ModelReferenceMinAlgLoopOccurrences	off
PropagateSignalLabelsOutOfModel	off
Support Model Reference Sim Target Custom Code	off

Table 6.8. state_observer_without_feedback Configuration Set.Components(7)

Property	Value
Name	Simulation Target
Description	
Components	
SimCustomSourceCode	
SimCustomHeaderCode	
SimCustomInitializer	
SimCustomTerminator	
SimReservedNameArray	
SimUserSources	
SimUserIncludeDirs	
SimUserLibraries	
SimUserDefines	
SFSimEnableDebug	off
SFSimOverflowDetection	on
SFSimEcho	on
SimBlas	on
SimCtrlC	on
SimExtrinsic	on
SimIntegrity	on
SimUseLocalCustomCode	off
SimParseCustomCode	on
SimAnalyzeCustomCode	off
SimBuildMode	sf_incremental_build
SimDataInitializer	
SimGenImportedTypeDefs	off

CompileTimeRecursionLimit	50
EnableRuntimeRecursion	on
MATLABDynamicMemAlloc	on
MATLABDynamicMemAllocThreshold	65536
CustomSymbolStrEMXArray	nothing
CustomSymbolStrEMXArrayFcn	nothing
CustomCodeFunctionArrayLayout	
DefaultCustomCodeFunctionArrayLayout	NotSpecified

Table 6.9. state_observer_without_feedback Configuration Set.Components(8)

Property	Value
Name	Code Generation
SystemTargetFile	grt.tlc
HardwareBoard	None
TLCOptions	
CodeGenDirectory	
GenCodeOnly	off
MakeCommand	make_rtw
GenerateMakefile	on
PackageGeneratedCodeAndArtifacts	off
PackageName	
TemplateMakefile	grt_default_tmf
PostCodeGenCommand	
Description	
GenerateReport	off
SaveLog	off
RTWVerbose	on
RetainRTWFile	off
ProfileTLC	off
TLCDebug	off
TLCCoverage	off
TLCAssert	off
ProcessScriptMode	Default
ConfigurationMode	Optimized
ProcessScript	
ConfigurationScript	

ConfigAtBuild	off
RTWUseLocalCustomCode	off
RTWUseSimCustomCode	off
CustomSourceCode	
CustomHeaderCode	
CustomInclude	
CustomSource	
CustomLibrary	
CustomDefine	
CustomBLASCallback	
CustomLAPACKCallback	
CustomFFTCallback	
CustomInitializer	
CustomTerminator	
Toolchain	Automatically locate an installed toolchain
BuildConfiguration	Faster Builds
CustomToolchainOptions	
IncludeHyperlinkInReport	off
LaunchReport	off
RecursionLimit	50
PortableWordSizes	off
GenerateErtSFunction	off
CreateSILPILBlock	None
CodeExecutionProfiling	off
CodeExecutionProfileVariable	executionProfile
CodeProfilingSaveOptions	SummaryOnly
CodeProfilingInstrumentation	off
CodeCoverageSettings	state_observer_without_feedback Configuration Set.Components(8).CodeCoverageSettings
SILDebugging	off
TargetLang	С
IncludeERTFirstTime	off
GenerateTraceInfo	off
GenerateTraceReport	off
GenerateTraceReportSl	off
GenerateTraceReportSf	off
GenerateTraceReportEml	off
GenerateCodeInfo	off

GenerateWebview	off
GenerateCodeMetricsReport	off
GenerateCodeReplacementReport	off
RTWCompilerOptimization	off
ObjectivePriorities	
RTWCustomCompilerOptimizations	
CheckMdlBeforeBuild	Off
CustomRebuildMode	OnUpdate
DataInitializer	
Components	[state_observer_without_feedback Configuration Set.Components(8).Components(1), state_observer_without_feedback Configuration Set.Components(8).Components(2)]

Table 6.10. state_observer_without_feedback Configuration Set.Components(9)

Property	Value
Description	Simulink Coverage Configuration Component
Components	
Name	Simulink Coverage
CovEnable	off
CovScope	EntireSystem
CovIncludeTopModel	on
RecordCoverage	off
CovPath	/
CovSaveName	covdata
CovCompData	
CovMetricSettings	dw
CovFilter	
CovHTMLOptions	
CovNameIncrementing	off
CovHtmlReporting	on
CovForceBlockReductionOff	on
CovEnableCumulative	on
CovSaveCumulativeToWorkspaceVar	on
CovSaveSingleToWorkspaceVar	on
CovCumulativeVarName	covCumulativeData
CovCumulativeReport	off
CovSaveOutputData	on

Chapter 6. System Model Configuration

CovOutputDir	slcov_output/\$ModelName\$
CovDataFileName	\$ModelName\$_cvdata
CovShowResultsExplorer	on
CovReportOnPause	on
CovModelRefEnable	off
CovModelRefExcluded	
CovExternalEMLEnable	off
CovSFcnEnable	on
CovBoundaryAbsTol	1.0000e-05
CovBoundaryRelTol	0.0100
CovUseTimeInterval	off
CovStartTime	0
CovStopTime	0
CovMetricStructuralLevel	Decision
CovMetricLookupTable	off
CovMetricSignalRange	off
CovMetricSignalSize	off
CovMetricObjectiveConstraint	off
CovMetricSaturateOnIntegerOverflow	off
CovMetricRelationalBoundary	off
CovLogicBlockShortCircuit	off
CovUnsupportedBlockWarning	on
CovHighlightResults	on
CovMcdcMode	Masking

Table 6.11. state_observer_without_feedback Configuration Set.Components(10)

Property	Value
Description	HDL Coder custom configuration component
Components	
Name	HDL Coder

Table 6.12. <u>state_observer_without_feedback Configuration Set.Components(8)</u>.CodeCoverageSettings

Property	Value
TopModelCoverage	off

Referenced Model Coverage	off
CoverageTool	None

Table 6.13. state_observer_without_feedback Configuration Set.Components(1)

Property	Value
Name	Code Appearance
Description	
Components	
ForceParamTrailComments	off
GenerateComments	on
CommentStyle	Auto
IgnoreCustomStorageClasses	on
IgnoreTestpoints	off
IncHierarchyInIds	off
MaxIdLength	31
ShowEliminatedStatement	off
OperatorAnnotations	off
IncAutoGenComments	off
SimulinkDataObjDesc	off
SFDataObjDesc	off
MATLABFcnDesc	off
IncDataTypeInIds	off
PrefixModelToSubsysFcnNames	on
MangleLength	1
SharedChecksumLength	8
CustomSymbolStr	\$R\$N\$M
CustomSymbolStrGlobalVar	\$R\$N\$M
CustomSymbolStrType	\$N\$R\$M_T
CustomSymbolStrField	\$N\$M
CustomSymbolStrFcn	\$R\$N\$M\$F
CustomSymbolStrSimulinkFcn	\$R\$N
CustomSymbolStrFcnArg	rt\$I\$N\$M
CustomSymbolStrBlkIO	rtb_\$N\$M
CustomSymbolStrTmpVar	\$N\$M
CustomSymbolStrMacro	\$R\$N\$M
CustomSymbolStrUtil	\$N\$C

CustomSymbolStrEmxType	emxArray_\$M\$N
CustomSymbolStrEmxFcn	emx\$M\$N
CustomUserTokenString	
CustomCommentsFcn	
DefineNamingRule	None
DefineNamingFcn	
ParamNamingRule	None
ParamNamingFcn	
SignalNamingRule	None
SignalNamingFcn	
InsertBlockDesc	off
InsertPolySpaceComments	off
SimulinkBlockComments	on
BlockCommentType	BlockPathComment
StateflowObjectComments	on
MATLABSourceComments	off
EnableCustomComments	off
InternalIdentifier	Shortened
InlinedPrmAccess	Literals
ReqsInCode	off
UseSimReservedNames	off
ReservedNameArray	

Table 6.14. state_observer_without_feedback Configuration Set.Components(8).Components(2)

Property	Value
Name	Target
Description	
Components	
IsERTTarget	off
TargetLibSuffix	
TargetPreCompLibLocation	
GenFloatMathFcnCalls	NOT IN USE
TargetLangStandard	C89/C90 (ANSI)
TargetFunctionLibrary	NOT IN USE
CodeReplacementLibrary	None
UtilityFuncGeneration	Auto

ERTMultiwordTypeDef	System defined
MultiwordTypeDef	System defined
ERTMultiwordLength	2048
MultiwordLength	2048
DynamicStringBufferSize	256
GenerateFullHeader	on
InferredTypesCompatibility	off
ExistingSharedCode	
SharedCodeLocation	
GenerateSampleERTMain	off
GenerateTestInterfaces	off
ModelReferenceCompliant	on
ParMdlRefBuildCompliant	on
CompOptLevelCompliant	on
ConcurrentExecutionCompliant	on
IncludeMdlTerminateFcn	on
CombineOutputUpdateFcns	on
CombineSignalStateStructs	off
GroupInternalDataByFunction	off
SuppressErrorStatus	off
ERTFirstTimeCompliant	off
IncludeFileDelimiter	Auto
ERTCustomFileBanners	off
SupportAbsoluteTime	on
LogVarNameModifier	rt_
MatFileLogging	on
MultiInstanceERTCode	off
CodeInterfacePackaging	Nonreusable function
PurelyIntegerCode	off
SupportNonFinite	on
SupportComplex	on
SupportContinuousTime	on
SupportNonInlinedSFcns	on
RemoveDisableFunc	off
RemoveResetFunc	off
SupportVariableSizeSignals	off
ParenthesesLevel	Nominal
CastingMode	Nominal

PreserveStateflowLocalDataDimensions	off
GenerateClassInterface	off
Model Step Function Prototype Control Compliant	off
CPPClassGenCompliant	on
GRTInterface	off
GenerateAllocFcn	off
UseToolchainInfoCompliant	on
GenerateSharedConstants	on
LUTObjectStructOrderExplicitValues	Size,Breakpoints,Table
LUTObjectStructOrderEvenSpacing	Size,Breakpoints,Table
ArrayLayout	Column-major
UnsupportedSFcnMsg	error
ERTHeaderFileRootName	\$R\$E
ERTSourceFileRootName	\$R\$E
ERTDataFileRootName	\$R_data
ExtMode	off
ExtModeStaticAlloc	off
ExtModeTesting	off
ExtModeStaticAllocSize	1000000
ExtModeTransport	0
ExtModeMexFile	ext_comm
ExtModeMexArgs	
ExtModeIntrfLevel	Level1
RTWCAPISignals	off
RTWCAPIParams	off
RTWCAPIStates	off
RTWCAPIRootIO	off
GenerateASAP2	off
MultiInstanceErrorCode	Error

Table 6.15. HDL Coder

Property	Value
HDLSubsystem	state_observer_without_feedback
Workflow	Generic ASIC/FPGA
TargetPlatform	
ReferenceDesign	
ReferenceDesignPath	

InputType	CoeffPrefix	coeff
ScalarizePorts off CoeffMultipliers Multiplier ResetType Asynchronous FIRAdderStyle linear MultiplierInputPipeline 0 MultiplierOutputPipeline 0 MultiplierOutputPipeline 1 OptimizeFortDL 1 OptimizeForHDL 0ff TimingControllerPostfix 1 CoptimizeTimingController 0 TimingControllerArch default CastBeforeSum 0n CheckHDL 0ff CastBeforeSum 0n CheckHDL 0ff ClockEnableInputPort clk_enable ClockEnableOutputPort clk_enable ClockEnableOutputPort clk ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfix 1 HDLCompileFile HDLSimFrilePostfixmap.txt HDLSimFrilePostfixsim.do HDLSimProjectCmd project addfile %s\n	InputType	std_logic_vector
CoeffMultipliers Multiplier ResetType Asynchronous FIRAdderStyle linear MultiplierInputPipeline 0 MultiplierOutputPipeline 0 MultiplierOutputPipeline 1 NumMultipliers 1 OptimizeForHDL 0ff TimingControllerPostfix 1 CoptimizeFimingController 0 TimingControllerArch default CastBeforeSum 0 CheckHDL 0ff EnablePrefix enb ClockEnableInputPort clk_enable ClockEnableOutputPort ce_out ClockEnableOutputPort clk ClockEdge Rising reset SimulatorFlags	OutputType	Same as input type
ResetType Asynchronous FIRAdderStyle linear MultiplierInputPipeline 0 MultiplierOutputPipeline 0 FoldingFactor 1 NumMultiplierS -1 OptimizeForHDL off TimingControllerPostfix tc OptimizeTimingController on TimingControllerArch default CastBeforeSum on CheckHDL off EnablePrefix enb ClockEnableInputPort clk_enable ClockEnableOutputPort clk_enable ClockEnableOutputPort clk ClockEnableOutputPort clk ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfix compile.do HDLCompileFirm HDLCompileVerilogCmd vlog %s %s\n HDLCompileVerilogCmd vlog %s %s\n HDLCompileVerilogCmd viog %s %s\n HDLLOmpilePostfix map.txt HDLLSimFilePostfix sim.do HDLSimFilePostfix sim.do HDLSimFilePostfix sim.do HDLSimInit onbreak resume\nonerror resume\n HDLSimInit Onbreak resume\nonerror resume\n HDLSimProjectCmd project addfile %s\n	ScalarizePorts	off
FIRAdderStyle linear MultiplierInputPipeline 0 MultiplierOutputPipeline 0 FoldingFactor 1 NumMultipliers -1 OptimizeForHDL off TimingControllerPostfixtc OptimizeTimingController on TimingControllerArch default CastBeforeSum	CoeffMultipliers	Multiplier
MultiplierInputPipeline 0 MultiplierOutputPipeline 0 FoldingFactor 1 NumMultipliers -1 OptimizeForHDL off TimingControllerPostfixtc OptimizeTimingController on TimingControllerArch default CastBeforeSum on CheckHDL off EnablePrefix enb ClockEnableInputPort clk_enable ClockEnableOutputPort clk ClockEnableOutputPort clk ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfixcompile.do HDLCompileVHDLCmd vcom %s %s\n HDLCompileVHDLCmd vcom %s %s\n HDLCompileForenenenenenenenenenenenenenenenenenenen	ResetType	Asynchronous
MultiplierOutputPipeline 0 FoldingFactor 1 NumMultipliers -1 OptimizeForHDL off TimingControllerPostfixtc OptimizeTimingController on TimingControllerArch default CastBeforeSum on CheckHDL off EnablePrefix enb ClockEnableInputPort clk_enable ClockEnableOutputPort clk Rising ResetInputPort reset SimulatorFlags reset SimulatorFlags HDLCompileFilePostfix _tompile_Hord HDLCompileVHDLCmd vom %s %s\n HDLCompileVerilogCmd vlog %s %s\n HDLCompileVerilogCmd vsim_novopt %s.%s\n HDLMapSeparator HDLSimFilePostfixsim.do HDLSimProjectCmd vroject addfile %s\n HDLSimProjectCmd project addfile %s\n	FIRAdderStyle	linear
FoldingFactor 1 NumMultipliers -1 OptimizeForHDL off TimingControllerPostfixtc OptimizeTimingController on TimingControllerArch default CastBeforeSum on CheckHDL off EnablePrefix enb ClockEnableInputPort clk_enable ClockEnableOutputPort clk execute ClockInputPort clk ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfixcompile.do HDLCompileVerrilogCmd vlog %s %s\n HDLCompileVerrilogCmd vlog %s %s\n HDLCompileVerrilogCmd vom %s %s\n HDLCompileFilePostfixmap.txt HDLMapSeparator HDLSimCnd vsim-novopt %s.%s\n HDLSimFilePostfixsim.do HDLSimProjectCmd indicate in int.do HDLSimProjectCmd int.do HDLSimProj	MultiplierInputPipeline	0
NumMultipliers -1 OptimizeForHDL off TimingControllerPostfix _tc OptimizeTimingController on TimingControllerArch default CastBeforeSum on CheckHDL off EnablePrefix enb ClockEnableInputPort clk_enable ClockEnableOutputPort clk ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfix _ compile.do HDLCompileVerilogCmd vlog %s %s\n HDLCompileVHDLCmd vcom %s %s\n HDLCompileFilePostfix _ map.txt HDLMapSeparator HDLSimFilePostfix _ sim.do HDLSimProjectCmd project addfile %s\n	MultiplierOutputPipeline	0
OptimizeForHDL off TimingControllerPostfixtc OptimizeTimingController on TimingControllerArch default CastBeforeSum on CheckHDL off EnablePrefix enb ClockEnableInputPort clk_enable ClockEnableOutputPort clk ClockEnableOutputPort clk ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfixcompile.do HDLCompileTerm HDLCompileVerilogCmd vlog %s %s\n HDLCompileVHDLCmd vcom %s %s\n HDLCompileVHDLCmd vcom %s %s\n HDLMapFilePostfixmap.txt HDLMapSeparator HDLSimFilePostfixsim.do HDLSimProjectFilePostfixinit.do HDLSimProjectCmd project addfile %s\n	FoldingFactor	1
TimingControllerPostfix OptimizeTimingController TimingControllerArch CastBeforeSum On CheckHDL EnablePrefix enb ClockEnableInputPort ClockEnableOutputPort ClockInputPort reset SimulatorFlags HDLCompileFilePostfix Loompile.do HDLCompileInit HDLCompileVerilogCmd HDLCompileVerilogCmd Vlog %s %s\n HDLCompileVerilogCmd HDLCompileVerilogCmd HDLCompileVerilogCmd HDLMapFilePostfix Lmap.txt HDLMapFilePostfix HDLMapSeparator HDLSimCmd HDLSimProjectFilePostfix Jinit.do HDLSimInit HDLSimProjectCmd project addfile %s\n	NumMultipliers	-1
OptimizeTimingController TimingControllerArch CastBeforeSum On CheckHDL EnablePrefix enb ClockEnableInputPort Clk_enable ClockEnableOutputPort ClckKIDL ClockEnableOutputPort ClckKIDL ClockEnableOutputPort ClckKIDL ClockEnableOutputPort ClckKIDL ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfix Loompile.do HDLCompileTerm HDLCompileVerilogCmd HDLCompileVerilogCmd HDLCompileVerilogCmd HDLCompileVerilogCmd HDLCompileVerilogCmd HDLMapFilePostfix Lmap.txt HDLMapSeparator HDLSimCmd HDLSimProjectFilePostfix Jinit.do HDLSimInit HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd Project addfile %s\n	OptimizeForHDL	off
TimingControllerArch CastBeforeSum On CheckHDL Off EnablePrefix enb ClockEnableInputPort ClockEnableOutputPort ClockEnableOutputPort ClockEnge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfix HDLCompileVerilogCmd HDLCompileVerilogCmd HDLCompileVerilogCmd FinableForGenerateLoops HDLMapFilePostfix Lmap.txt HDLSimCnd HDLSimProjectFilePostfix Jeint.do HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HOLSimProjectCmd	TimingControllerPostfix	_tc
CastBeforeSum CheckHDL Off EnablePrefix enb ClockEnableInputPort clk_enable ClockEnableOutputPort clck_enable ClockEnableOutputPort clk ClockInputPort clk ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfix _compile.do HDLCompileInit vlib %s\n HDLCompileTerm HDLCompileVerilogCmd HDLCompileVerilogCmd Vog %s %s\n HDLCompileVHDLCmd EnableForGenerateLoops on HDLMapFilePostfix _map.txt HDLMapSeparator HDLSimCmd Vsim -novopt %s.%s\n HDLSimProjectFilePostfix _init.do HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd project addfile %s\n	OptimizeTimingController	on
CheckHDL EnablePrefix enb ClockEnableInputPort clk_enable ClockEnableOutputPort clk ClockEnableOutputPort clk ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfix LoompileInit HDLCompileVerilogCmd HDLCompileVerilogCmd HDLCompileVerilogCmd HDLCompileVerilogCmd HDLCompileVerilogCmd Voom %s %s\n EnableForGenerateLoops HDLMapFilePostfix Lmap.txt HDLMapSeparator HDLSimCmd Vsim -novopt %s.%s\n HDLSimFilePostfix Linit.do HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd Project addfile %s\n	TimingControllerArch	default
EnablePrefix enb ClockEnableInputPort clk_enable ClockEnableOutputPort ce_out ClockInputPort clk ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfixcompile.do HDLCompileInit vlib %s\n HDLCompileVerilogCmd vlog %s %s\n HDLCompileVerilogCmd vcom %s %s\n HDLCompileVerilogCmd vcom %s %s\n HDLMapFilePostfixmap.txt HDLMapSeparator HDLSimCmd vsim -novopt %s.%s\n HDLSimFilePostfixsim.do HDLSimProjectFilePostfixinit.do HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd Project addfile %s\n	CastBeforeSum	on
ClockEnableInputPort clk_enable ClockEnableOutputPort ce_out ClockInputPort clk ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfixcompile.do HDLCompileInit vlib %s\n HDLCompileVerilogCmd vlog %s %s\n HDLCompileVerilogCmd vcom %s %s\n HDLCompileVHDLCmd vcom %s %s\n EnableForGenerateLoops on HDLMapFilePostfixmap.txt HDLMapSeparator HDLSimCmd vsim -novopt %s.%s\n HDLSimProjectFilePostfixinit.do HDLSimProjectCmd HDLSimProjectCmd project addfile %s\n	CheckHDL	off
ClockInputPort ClockInputPort ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfix Lcompile.do HDLCompileTerm HDLCompileVerilogCmd HDLCompileVHDLCmd LCompileVHDLCmd LCompileCompileVHDLCmd LCompileC	EnablePrefix	enb
ClockInputPort ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfix Lcompile.do HDLCompileInit HDLCompileTerm HDLCompileVerilogCmd HDLCompileVerilogCmd HDLCompileVHDLCmd Vcom %s %s\n HDLCompileVHDLCmd FinableForGenerateLoops Indicate the second on the second of the second on the second o	ClockEnableInputPort	clk_enable
ClockEdge ResetInputPort reset SimulatorFlags HDLCompileFilePostfix LcompileInit HDLCompileTerm HDLCompileVerilogCmd HDLCompileVHDLCmd Voom %s %s\n EnableForGenerateLoops HDLMapFilePostfix HDLMapSeparator HDLSimCmd HDLSimProjectFilePostfix Limit.do HDLSimProjectCmd HDLSimProjectCmd Rising ResetInputPort reset res	ClockEnableOutputPort	ce_out
ResetInputPort reset SimulatorFlags HDLCompileFilePostfix _compile.do HDLCompileInit vlib %s\n HDLCompileTerm HDLCompileVerilogCmd vlog %s %s\n HDLCompileVHDLCmd vcom %s %s\n EnableForGenerateLoops on HDLMapFilePostfix _map.txt HDLMapSeparator HDLSimCmd vsim -novopt %s.%s\n HDLSimFilePostfix _sim.do HDLSimProjectFilePostfix _init.do HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project addfile %s\n	ClockInputPort	clk
SimulatorFlags HDLCompileFilePostfix Lcompile.do HDLCompileInit HDLCompileTerm HDLCompileVerilogCmd Vlog %s %s\n HDLCompileVHDLCmd Vcom %s %s\n EnableForGenerateLoops HDLMapFilePostfix Lmap.txt HDLMapSeparator HDLSimCmd Vsim -novopt %s.%s\n HDLSimFilePostfix Lsim.do HDLSimProjectFilePostfix HDLSimProjectCmd HDLSimProjectCmd project addfile %s\n	ClockEdge	Rising
HDLCompileFilePostfixcompile.do HDLCompileInit vlib %s\n HDLCompileTerm	ResetInputPort	reset
HDLCompileInit vlib %s\n HDLCompileVerilogCmd vlog %s %s\n HDLCompileVHDLCmd vcom %s %s\n EnableForGenerateLoops on HDLMapFilePostfixmap.txt HDLMapSeparator vsim -novopt %s.%s\n HDLSimCmd vsim -novopt %s.%s\n HDLSimProjectFilePostfixinit.do HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project addfile %s\n	SimulatorFlags	
HDLCompileTerm HDLCompileVerilogCmd Vlog %s %s\n HDLCompileVHDLCmd vcom %s %s\n EnableForGenerateLoops on HDLMapFilePostfix _map.txt HDLMapSeparator HDLSimCmd vsim -novopt %s.%s\n HDLSimFilePostfix _init.do HDLSimProjectFilePostfix HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd	HDLCompileFilePostfix	_compile.do
HDLCompileVerilogCmd vlog %s %s\n HDLCompileVHDLCmd vcom %s %s\n EnableForGenerateLoops on HDLMapFilePostfixmap.txt HDLMapSeparator vsim -novopt %s.%s\n HDLSimCmd vsim -novopt %s.%s\n HDLSimFilePostfixinit.do HDLSimProjectFilePostfixinit.do HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project addfile %s\n	HDLCompileInit	vlib %s\n
HDLCompileVHDLCmd vcom %s %s\n EnableForGenerateLoops on HDLMapFilePostfix _map.txt HDLMapSeparator HDLSimCmd vsim -novopt %s.%s\n HDLSimFilePostfix _sim.do HDLSimProjectFilePostfix _init.do HDLSimProjectCmd project addfile %s\n	HDLCompileTerm	
EnableForGenerateLoops HDLMapFilePostfix Lmap.txt HDLMapSeparator HDLSimCmd Vsim -novopt %s.%s\n HDLSimFilePostfix Lsim.do HDLSimProjectFilePostfix Linit.do HDLSimInit HDLSimProjectCmd Onbreak resume\nonerror resume\n project addfile %s\n	HDLCompileVerilogCmd	vlog %s %s∖n
HDLMapFilePostfixmap.txt HDLMapSeparator	HDLCompileVHDLCmd	vcom %s %s\n
HDLSimCmd vsim -novopt %s.%s\n HDLSimFilePostfix _sim.do HDLSimProjectFilePostfix _init.do HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project addfile %s\n	EnableForGenerateLoops	on
HDLSimCmd vsim -novopt %s.%s\n HDLSimFilePostfix _sim.do HDLSimProjectFilePostfix _init.do HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project addfile %s\n	HDLMapFilePostfix	_map.txt
HDLSimFilePostfix _sim.do HDLSimProjectFilePostfix _init.do HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project addfile %s\n	HDLMapSeparator	
HDLSimProjectFilePostfixinit.do HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project addfile %s\n	HDLSimCmd	vsim -novopt %s.%s\n
HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project addfile %s\n	HDLSimFilePostfix	_sim.do
HDLSimProjectCmd project addfile %s\n	HDLSimProjectFilePostfix	_init.do
	HDLSimInit	onbreak resume\nonerror resume\n
HDLSimProjectTerm project compileall\n	HDLSimProjectCmd	project addfile %s\n
	HDLSimProjectTerm	project compileall\n

HDLSimProjectInit	project new . %s work\n
HDLSimTerm	run -all\n
HDLSimViewWaveCmd	add wave sim:%s\n
HDLSynthTool	None
HDLSynthCmd	
HDLSynthFilePostfix	
HDLSynthInit	
HDLSynthLibCmd	
HDLSynthLibSpec	
HDLSynthTerm	
ReservedWordPostfix	_rsvd
BlockGenerateLabel	_gen
VHDLLibraryName	work
UseSingleLibrary	off
VHDLArchitectureName	rtl
ClockProcessPostfix	_process
ComplexImagPostfix	_im
ComplexRealPostfix	_re
EntityConflictPostfix	_block
InstancePrefix	u_
InstancePostfix	
InstanceGenerateLabel	_gen
OutputGenerateLabel	outputgen
PackagePostfix	_pkg
SplitEntityArch	off
SplitEntityFilePostfix	_entity
SplitArchFilePostfix	_arch
VectorPrefix	vector_of_
ClockInputs	Single
TriggerAsClock	off
ConditionalizePipeline	off
InferControlPorts	off
UseRisingEdge	off
TargetDirectory	hdlsrc
TargetSubdirectory	Model
EDAScriptGeneration	on
AddInputRegister	on
AddOutputRegister	on

PipelinePostfix _pipe InputPort filter_in OutputPort filter_out FracDelayPort filter_fd Name filter RemoveResetFrom None ResetAssertedLevel Active-high ReuseAccum off ScaleWarnBits 3 ScrialPartition -1 DALUTPartition -1 DARADITY -1 <t< th=""><th>AddPipelineRegisters</th><th>off</th></t<>	AddPipelineRegisters	off
OutputPort filter_out FracDelayPort filter_fd Name filter RemoveResetFrom None ResetAssertedLevel Active-high ReuseAccum off ScaleWarnBits 3 SerialPartition -1 DALUTPartition -1 DALUTPartition -1 DARAdix 2 CoefficientMemory Registers InputComplex off InputDataType GenerateHDLCode on GenerateHDLCode on GenerateGEGenModel off Traceability off ResourceReport off OptimizationReport off ErrorCheckReport on HDLGenerateWebview off Recommendations off RequirementComments off RequirementComments off ClockRatePolining on CRPWithoutFlattening off CreateCRPAIcen on Iller Active-high International off Iller Active-high Iller Acti	PipelinePostfix	_pipe
FracDelayPort filter filter RemoveResetFrom None ResetAssertedLevel Active-high ReuseAccum off ScaleWarnBits 3 SerialPartition -1 DALUTPartition -1 DALUTPartition -1 DALUTPartition 2 CoefficientSource Internal CoefficientMemory Registers InputComplex off AddRatePort off InputDataType GenerateHDLCode on GenerateHDLCode off GenerateCEGenModel off Traceability off ResourceReport off ResourceReport off CoptimizationReport off ErrorCheckReport off Recommendations off RequirementComments off RequirementComments off PreserveDesignDelays off PreserveDesignDelays off RecourceReport off PreserveDesignDelaysForeMLOptimizations off ClockRatePipelining on CRPWithoutFlattening on UseCRPAlternativeStrategy off	InputPort	filter_in
Name filter RemoveResetFrom None ResetAssertedLevel Active-high ReuseAccum off ScaleWarnBits 3 SerialPartition -1 DALUTPartition -1 DALUTPartition -1 DARadix 2 CoefficientSource Internal CoefficientMemory Registers InputComplex off AddRatePort off InputDataType GenerateHDLCode on GenerateModel on GenerateTB off GenerateCEGenModel off Traceability off ResourceReport off CoptimizationReport off ErrorCheckReport off Recommendations off RequirementComments off Backannotation off HierarchicalDistPipelining off PreserveDesignDelays AcquireDesignDelaysForEMLOptimizations CRPWithoutFlattening off CRPWithoutFlattening off CRPWithoutFlattening off CRPWithoutFlattening off CIOCKRED AcquireDesignDelaysForEMLOptimizations CIOCKRED Off COFF COFF COFF COFF COFF COFF COFF	OutputPort	filter_out
RemoveResetFrom None ResetAssertedLevel Active-high ReuseAccum off ScaleWarnBits 3 SerialPartition -1 DALUTPartition -1 DALUTPartition -1 DARAdix 2 CoefficientSource Internal CoefficientMemory Registers InputComplex off InputDataType GenerateHDLCode on GenerateHDLCode on GenerateTB off GenerateCEGenModel off Traceability off ResourceReport off OptimizationReport off ErrorCheckReport on HDLGenerateWebview off Recommendations off RequirementComments off RequirementComments off HierarchicalDistPipelining off PreserveDesignDelays Off RCWithoutFlattening on CRPWithoutFlattening off CRPWithoutFlattening off CRPWithoutFlattening off CRPWithoutFlattening off CRPWithoutFlattening off	FracDelayPort	filter_fd
ResetAssertedLevel off ReuseAccum off ScaleWarnBits 3 SerialPartition -1 DALUTPartition -1 DALUTPartition -1 DARadix 2 CoefficientSource Internal CoefficientMemory Registers InputComplex off AddRatePort off InputDataType GenerateHDLCode on GenerateHDLCode off GenerateCEGenModel off Traceability off ResourceReport off OptimizationReport off ErrorCheckReport off ProceReport off Recommendations off RequirementComments off RequirementComments off PreserveDesignDelays ForEMLOptimizations off ClockRatePipelining on CRPWithoutFlattening on UseCRPAlternativeStrategy off	Name	filter
ReuseAccum ScaleWarnBits SaleWarnBits SerialPartition -1 DALUTPartition -1 DARadix 2 CoefficientSource Internal CoefficientMemory Registers InputComplex Off AddRatePort InputDataType GenerateHDLCode On GenerateTB Off GenerateCEGenModel Off Traceability Off ResourceReport Off OptimizationReport Off IPDCoreReport Off Recommendations GrequiementComments Backannotation HierarchicalDistPipelining Orresource CoefficientMemory Internal Off Ord	RemoveResetFrom	None
ScaleWarnBits SerialPartition -1 DALUTPartition -1 DARadix 2 CoefficientSource Internal CoefficientMemory Registers InputComplex Off AddRatePort InputDataType GenerateHDLCode On GenerateModel Off GenerateCEGenModel Off Traceability Off ResourceReport Offi OptimizationReport Offi IPDCOreReport Off Recommendations GenerateWebview Off Recommendations Backannotation HierarchicalDistPipelining PreserveDesignDelaysForEMLOptimizations ClockRatePipelining CRPWithoutFlattening UseCRPAlternativeStrategy Offi Internal Internal I	ResetAssertedLevel	Active-high
SerialPartition -1 DALUTPartition -1 DARadix 2 CoefficientSource Internal CoefficientMemory Registers InputComplex off AddRatePort off InputDataType GenerateHDLCode on GenerateModel on GenerateTB off GenerateCEGenModel off Traceability off ResourceReport off CoptimizationReport off ErrorCheckReport on HDLGenerateWebview off IPCoreReport off Recommendations off RequirementComments on Backannotation off HierarchicalDistPipelining off PreserveDesignDelays AcquireDesignDelaysForEMLOptimizations off CIOckRatePipelining on CRPWithoutFlattening on UseCRPAlternativeStrategy off	ReuseAccum	off
DALUTPartition -1 DARadix 2 CoefficientSource Internal CoefficientMemory Registers InputComplex off AddRatePort off InputDataType GenerateHDLCode on GenerateModel on GenerateTB off GenerateCEGenModel off Traceability off ResourceReport off OptimizationReport off ErrorCheckReport on HDLGenerateWebview off IPCoreReport off Recommendations off RequirementComments on Backannotation off HierarchicalDistPipelining off PreserveDesignDelays AcquireDesignDelaysForEMLOptimizations off CIOckRatePipelining on CRPWithoutFlattening on UseCRPAlternativeStrategy off	ScaleWarnBits	3
DARadix CoefficientSource Internal CoefficientMemory Registers InputComplex AddRatePort InputDataType GenerateHDLCode GenerateModel GenerateTB GenerateCEGenModel Off Traceability Off ResourceReport Off CoptimizationReport ErrorCheckReport HDLGenerateWebview Off Recommendations RequirementComments Backannotation HierarchicalDistPipelining PreserveDesignDelays AcquireDesignDelaysForEMLOptimizations CRPWithoutFlattening UseCRPAlternativeStrategy Off Registers Internal Registers Off On	SerialPartition	-1
CoefficientSource CoefficientMemory Registers InputComplex AddRatePort InputDataType GenerateHDLCode GenerateModel GenerateCEGenModel GenerateCEGenModel Off Traceability Off ResourceReport Off CoptimizationReport ErrorCheckReport HDLGenerateWebview HDLGenerateWebview Off Recommendations RequirementComments Backannotation HierarchicalDistPipelining PreserveDesignDelays AcquireDesignDelaysForEMLOptimizations CRPWithoutFlattening UseCRPAlternativeStrategy Off ResourceReport Off Copfinite of the the three thr	DALUTPartition	-1
CoefficientMemory InputComplex AddRatePort InputDataType GenerateHDLCode GenerateModel GenerateCEGenModel Graceability Gra	DARadix	2
InputComplex AddRatePort Off InputDataType GenerateHDLCode On GenerateModel On GenerateCEGenModel Off Traceability GenerateRoport OptimizationReport ErrorCheckReport Off IPCoreReport Off Recommendations RequirementComments On Backannotation HierarchicalDistPipelining PreserveDesignDelaysForEMLOptimizations Off CIOWITHOUSE CREPORT CREPORT CONCERPORT Off CONCERPORT Off CONCERPORT Off CONCERPORT ON CONCERPOR	CoefficientSource	Internal
AddRatePort off InputDataType GenerateHDLCode on GenerateModel on GenerateCEGenModel off Traceability off ResourceReport off OptimizationReport off ErrorCheckReport off IPCoreReport off Recommendations off RequirementComments on Backannotation off HierarchicalDistPipelining off ClockRatePipelining on CRPWithoutFlattening on UseCRPAlternativeStrategy off	CoefficientMemory	Registers
InputDataType GenerateHDLCode GenerateModel GenerateTB GenerateCEGenModel GenerateCEGenModel Traceability Off ResourceReport OptimizationReport FrrorCheckReport OptimizationReport Off GenerateWebview Off IPCoreReport Recommendations GenerateWebview Off Recommendations Off RequirementComments Off HierarchicalDistPipelining Off PreserveDesignDelays AcquireDesignDelaysForEMLOptimizations Off ClockRatePipelining On CRPWithoutFlattening On UseCRPAlternativeStrategy Off	InputComplex	off
GenerateHDLCode GenerateModel GenerateTB Off GenerateCEGenModel Traceability Off ResourceReport OptimizationReport OptimizationReport Off IPCoreReport Off Recommendations Off RequirementComments On Backannotation HierarchicalDistPipelining PreserveDesignDelays AcquireDesignDelaysForEMLOptimizations Off CLockRatePipelining On UseCRPAlternativeStrategy Off On	AddRatePort	off
GenerateModel GenerateTB Off GenerateCEGenModel Off Traceability Off ResourceReport OptimizationReport OptimizationReport Off ErrorCheckReport Off IPCoreReport Off Recommendations Off RequirementComments On Backannotation Off HierarchicalDistPipelining PreserveDesignDelays AcquireDesignDelaysForEMLOptimizations Off ClockRatePipelining On UseCRPAlternativeStrategy Off Off Off Off Off Off Off Off Off Of	InputDataType	
GenerateTB GenerateCEGenModel Off Traceability Off ResourceReport Off OptimizationReport OptimizationReport Off ErrorCheckReport Off IPCoreReport Off Recommendations Off RequirementComments Off HierarchicalDistPipelining Off PreserveDesignDelays AcquireDesignDelaysForEMLOptimizations Off ClockRatePipelining Off CRPWithoutFlattening UseCRPAlternativeStrategy Off Off Off Off Off Off Off Off Off Of	GenerateHDLCode	on
GenerateCEGenModel Traceability Off ResourceReport Off OptimizationReport Off ErrorCheckReport On HDLGenerateWebview Off IPCoreReport Off Recommendations Off RequirementComments On Backannotation Off HierarchicalDistPipelining Off AcquireDesignDelays AcquireDesignDelaysForEMLOptimizations Off ClockRatePipelining On CRPWithoutFlattening Onf UseCRPAlternativeStrategy Off	GenerateModel	on
Traceability ResourceReport OptimizationReport OptimizationReport ErrorCheckReport On HDLGenerateWebview Off IPCoreReport Recommendations RequirementComments Backannotation HierarchicalDistPipelining PreserveDesignDelays AcquireDesignDelaysForEMLOptimizations ClockRatePipelining On CRPWithoutFlattening Onf UseCRPAlternativeStrategy Off Off Off Off Off Off Off O	GenerateTB	off
ResourceReport off OptimizationReport off ErrorCheckReport on HDLGenerateWebview off IPCoreReport off Recommendations off RequirementComments on Backannotation off HierarchicalDistPipelining off PreserveDesignDelays off AcquireDesignDelaysForEMLOptimizations off ClockRatePipelining on CRPWithoutFlattening on UseCRPAlternativeStrategy off	GenerateCEGenModel	off
OptimizationReport off ErrorCheckReport on HDLGenerateWebview off IPCoreReport off Recommendations off RequirementComments on Backannotation off HierarchicalDistPipelining off PreserveDesignDelays off AcquireDesignDelaysForEMLOptimizations off ClockRatePipelining on CRPWithoutFlattening on UseCRPAlternativeStrategy off	Traceability	off
ErrorCheckReport on HDLGenerateWebview off IPCoreReport off Recommendations off RequirementComments on Backannotation off HierarchicalDistPipelining off PreserveDesignDelays off AcquireDesignDelaysForEMLOptimizations off ClockRatePipelining on CRPWithoutFlattening on UseCRPAlternativeStrategy off	ResourceReport	off
HDLGenerateWebview off IPCoreReport off Recommendations off RequirementComments on Backannotation off HierarchicalDistPipelining off PreserveDesignDelays off AcquireDesignDelaysForEMLOptimizations off ClockRatePipelining on CRPWithoutFlattening on UseCRPAlternativeStrategy off	OptimizationReport	off
IPCoreReport off Recommendations off RequirementComments on Backannotation off HierarchicalDistPipelining off PreserveDesignDelays off AcquireDesignDelaysForEMLOptimizations off ClockRatePipelining on CRPWithoutFlattening on UseCRPAlternativeStrategy off	ErrorCheckReport	on
Recommendations off RequirementComments on Backannotation off HierarchicalDistPipelining off PreserveDesignDelays off AcquireDesignDelaysForEMLOptimizations off ClockRatePipelining on CRPWithoutFlattening on UseCRPAlternativeStrategy off	HDLGenerateWebview	off
RequirementComments on Backannotation off HierarchicalDistPipelining off PreserveDesignDelays off AcquireDesignDelaysForEMLOptimizations off ClockRatePipelining on CRPWithoutFlattening on UseCRPAlternativeStrategy off	IPCoreReport	off
Backannotation off HierarchicalDistPipelining off PreserveDesignDelays off AcquireDesignDelaysForEMLOptimizations off ClockRatePipelining on CRPWithoutFlattening on UseCRPAlternativeStrategy off	Recommendations	off
HierarchicalDistPipelining off PreserveDesignDelays off AcquireDesignDelaysForEMLOptimizations off ClockRatePipelining on CRPWithoutFlattening on UseCRPAlternativeStrategy off	RequirementComments	on
PreserveDesignDelays AcquireDesignDelaysForEMLOptimizations off ClockRatePipelining on CRPWithoutFlattening on UseCRPAlternativeStrategy off	Backannotation	off
AcquireDesignDelaysForEMLOptimizations off ClockRatePipelining on CRPWithoutFlattening on UseCRPAlternativeStrategy off	HierarchicalDistPipelining	off
ClockRatePipelining on CRPWithoutFlattening on UseCRPAlternativeStrategy off	PreserveDesignDelays	off
CRPWithoutFlattening on UseCRPAlternativeStrategy off	AcquireDesignDelaysForEMLOptimizations	off
UseCRPAlternativeStrategy off	ClockRatePipelining	on
	CRPWithoutFlattening	on
IncreaseCRPBudget on	UseCRPAlternativeStrategy	off
	IncreaseCRPBudget	on

AdaptivePipelining	on
MinDelaysRequiredAtLocalMultirateOutput	1
ClockRatePipelineOutputPorts	off
CriticalPathEstimation	off
optimizeserializer	on
shareequalwl	on
sharedmulsign	Signed
MultiplierPromotionThreshold	0
RoutingFudgeFactor	0.5000
OptimizationCompatibilityCheck	off
NumCriticalPathsEstimated	1
CriticalPathEstimationFile	criticalPathEstimated
HardwarePipeliningCharacterizationFile	
HighlightFeedbackLoops	on
HighlightFeedbackLoopsFile	highlightFeedbackLoop
HighlightClockRatePipeliningDiagnostic	on
HighlightClockRatePipeliningFile	highlightClockRatePipelining
DistributedPipeliningBarriers	on
DistributedPipeliningBarriersFile	highlightDistributedPipeliningBarriers
BlocksWithNoCharacterizationFile	highlight Critical Path Estimation Of fending Blocks
AXIStreamingTransformFeatureControl	off
SerializerRatioThreshold	8192
RetimingCP	off
RetimingCPFile	highlightRetimingCP
ClearHighlightingFile	clearhighlighting
FunctionallyEquivalentRetiming	on
DistributedPipeliningPriority	NumericalIntegrity
RetimingDetails	on
CriticalPathDetails	off
SignalNamesMangling	off
GuidedRetiming	off
LatencyConstraint	0
ReduceMatchingDelays	on
OptimizationData	
CPGuidanceFile	
CPAnnotationFile	
HandleAtomicSubsystem	on
OptimizeMdlGen	on

MulticyclePathInfo	off
MulticyclePathConstraints	off
FloatingPointTargetConfiguration	
GenerateTargetComps	on
NativeFloatingPoint	off
FPToleranceValue	1.0000e-07
FPToleranceStrategy	DEFAULT
nfpLatency	DEFAULT
nfpDenormals	DEFAULT
Altera Backward Incompatible Sin Cos Pipeline	off
FamilyDevicePackageSpeed	
ToolName	
SynthesisToolChipFamily	
SynthesisToolDeviceName	
SynthesisToolPackageName	
SynthesisToolSpeedValue	
SynthesisTool	
SynthesisProjectAdditionalFiles	
SimulationLibPath	
XilinxSimulatorLibPath	
AdderSharingMinimumBitwidth	0
MultiplierSharingMinimumBitwidth	0
MultiplyAddSharingMinimumBitwidth	0
ShareAdders	off
ShareMultipliers	on
ShareMultiplyAdds	on
ShareMATLABBlocks	on
ShareAtomicSubsystems	on
ShareFloatingPointIPs	on
PipelinedSharing	on
OptimizeCRPSharingRegisters	on
ClockRatePipeliningBudgetCheck	off
EnableFPGAWorkflow	off
FPGAWorkflowParameters	
GainMultipliers	Multiplier
ProductOfElementsStyle	linear
UserComment	
CustomFileHeaderComment	

CustomFileFooterComment	
DateComment	on
SafeZeroConcat	on
SumOfElementsStyle	linear
TargetLanguage	VHDL
Oversampling	1
ClockRatePipeliningFraction	1
Verbosity	1
TestBenchName	filter_tb
MultifileTestBench	off
IgnoreDataChecking	0
TestBenchPostfix	_tb
TestBenchDataPostfix	_data
TestBenchStimulus	
TestBenchUserStimulus	
TestBenchFracDelayStimulus	
TestBenchCoeffStimulus	
TestBenchRateStimulus	
ForceClockEnable	on
MinimizeClockEnables	off
MinimizeGlobalResets	off
NoResetInitializationMode	InsideModule
NoResetInitScript	noresetinitscript.tcl
ComplexMulElaboration	MultiplyAddBlock
FlattenBus	off
TestBenchClockEnableDelay	1
ForceClock	on
ClockHighTime	5
ClockLowTime	5
HoldTime	2
InputDataInterval	0
ForceReset	on
ErrorMargin	4
HoldInputDataBetweenSamples	on
InitializeTestBenchInputs	off
ResetLength	2
TestBenchReferencePostFix	_ref
GenerateValidationModel	off

RAMMappingThreshold	256
MapPipelineDelaysToRAM	off
RemoveRedundantCounters	on
ReplaceUnitDelayWithIntegerDelay	on
ConcatenateDelays	on
MergeDelaysOnFanouts	on
FoldDelaysToConstant	on
RAMArchitecture	WithClockEnable
nlineMATLABBlockCode	off
nlineHDLCode	off
MaskParameterAsGeneric	off
FlattenSharedSubsystems	off
StringTypeSupport	off
BalanceDelays	on
TargetFrequency	0
ExtraEffortMargin	1
MaxOversampling	Inf
MaxComputationLatency	1
MultiplierPartitioningThreshold	Inf
TreatDelayBalancingFailureAs	Error
FransformDelaysWithControlLogic	on
TransformNonZeroInitValDelay	on
DelayElaborationLimit	20
GenerateCoSimBlock	off
HDLCodeCoverage	off
GenerateHDLTestBench	on
GenerateCoSimModel	None
GenerateSVDPITestBench	None
SimulationTool	Mentor Graphics Modelsim
CoSimModelSetup	CosimBlockAndDut
SynthesisOnDirective	
SynthesisOffDirective	
LoopUnrolling	off
nlineConfigurations	on
JseAggregatesForConst	off
JseVerilogTimescale	on
Timescale	`timescale 1 ns / 1 ns
VerilogFileExtension	.v

SystemVerilogFileExtension	.sv
VHDLFileExtension	.vhd
CodeGenerationOutput	GenerateHDLCode
GeneratedModelName	
GeneratedModelNamePrefix	gm_
UseDotLayout	off
ShowCodeGenPIR	off
SerializeModel	0
SerializeIO	0
UseSLAutoRoute	on
UseAutoPlace	on
CustomDotPath	
HighlightAncestors	on
HighlightColor	cyan
InitializeBlockRAM	on
InitializeRealPort	off
MapVectorPortToStream	off
UseFileIOInTestBench	on
TurnkeyWorkflow	off
AlteraWorkflow	off
GenerateFILBlock	off
CoSimLibPostfix	_cosim
TestBenchInitializeInputs	off
MinimizeIntermediateSignals	off
GenerateCodeInfo	off
GatewayoutWithDTC	off
IncrementalCodeGenForTopModel	off
HDLWFSmartbuild	on
HDLCodingStandard	None
HDLCodingStandardCustomizations	
ReferenceDesignParameter	
HDLLintTool	None
HDLLintInit	
HDLLintTerm	
HDLLintCmd	
ModulePrefix	
DetectBlackBoxNameCollision	Warning
PIRTB	on

PIRTC	off
EmitNetlist	off
UsePipelinedToolboxFunctions	on
savepirtoscript	off
ConcatenateHDLModules	off
AMS	off
ML2PIR	off
OptimBetweenMATLABAndSimulink	off
EnableTestpoints	off
TraceabilityStyle	Line Level
TreatRealsInGeneratedCodeAs	Error
EnumEncodingScheme	default
BuildToProtectModel	off
OptimizeConstants	on
StreamingMatrix	off
HDLDTO	off

Chapter 7. Glossary

Atomic Subsystem. A subsystem treated as a unit by an implementation of the design documented in this report. The implementation computes the outputs of all the blocks in the atomic subsystem before computing the next block in the parent system's block execution order (sorted list).

Block Diagram. A Simulink block diagram represents a set of simultaneous equations that relate a system or subsystem's inputs to its outputs as a function of time. Each block in the diagram represents an equation of the form y = f(t, x, u) where t is the current time, u is a block input, y is a block output, and x is a system state (see the Simulink documentation for information on the functions represented by the various types of blocks that make up the diagram). Lines connecting the blocks represent dependencies among the blocks, i.e., inputs whose current values are the outputs of other blocks. An implementation of a design described in this document computes a root or atomic system's outputs at each time step by computing the outputs of the blocks in an order determined by block input/output dependencies.

Block Parameter. A variable that determines the output of a block along with its inputs, for example, the gain parameter of a Gain block.

Block Execution Order. The order in which Simulink evaluates blocks during simulation of a model. The block execution order determined by Simulink ensures that a block executes only after all blocks on whose outputs it depends are executed.

Checksum. A number that indicates whether different versions of a model or atomic subsystem differ functionally or only cosmetically. Different checksums for different versions of the same model or subsystem indicate that the versions differ functionally.

Design Variable. A symbolic (MATLAB) variable or expression used as the value of a block parameter. Design variables allow the behavior of the model to be altered by altering the value of the design variable.

Signal. A block output, so-called because block outputs typically vary with time.

Virtual Subsystem. A subsystem that is purely graphical, i.e., is intended to reduce the visual complexity of the block diagram of which it is a subsystem. An implementation of the design treats the blocks in the subsystem as part of the first nonvirtual ancestor of the virtual subsystem (see Atomic Subsystem).

Chapter 8. About this Report

Report Overview

This report describes the design of the state_observer_without_feedback system. The report was generated automatically from a Simulink model used to validate the design. It contains the following sections:

Model Version. Specifies information about the version of the model from which this design description was generated. Includes the model checksum, a number that indicates whether different versions of the model differ functionally or only cosmetically. Different checksums for different versions indicate that the versions differ functionally.

Root System. Describes the design's root system.

Subsystems. Describes each of the design's subsystems.

Design Variables. Describes system design variables, i.e., MATLAB variables and expressions used as block parameter values.

System Model Configuration. Lists the configuration parameters, e.g., start and stop time, of the model used to simulate the system described by this report.

Requirements. Shows design requirements associated with elements of the design model. This section appears only if the design model contains requirements links.

Glossary. Defines Simulink terms used in this report.

Root System Description

This section describes a design's root system. It contains the following sections:

Diagram. Simulink block diagram that represents the algorithm used to compute the root system's outputs.

Description. Description of the root system. This section appears only if the model's root system has a Documentation property or a Doc block.

Interface. Name, data type, width, and other properties of the root system's input and output signals. The number of the block port that outputs the signal appears in angle brackets appended to the signal name. This section appears only if the root system has input or output ports.

Blocks. This section has two subsections:

- **Parameters.** Describes key parameters of blocks in the root system. This section also includes graphical and/or tabular representations of lookup table data used by lookup table blocks, i.e., blocks that use lookup tables to compute their outputs.
- **Block Execution Order.** Order in which blocks must be executed at each time step in order to ensure that each block's inputs are available when it executes.

State Charts. Describes state charts used in the root system. This section appears only if the root system contains Stateflow blocks.

Subsystem Descriptions

This section describes a design's subsystems. Each subsystem description contains the following sections:

Checksum. This section appears only if the subsystem is an atomic subsystem. The checksum indicates whether the version of the model subsystem used to generate this report differs functionally from other versions of the model subsystem. If two model checksums differ, the corresponding versions of the model differ functionally.

Diagram. Simulink block diagram that graphically represents the algorithm used to compute the subsystem's outputs.

Description. Description of the subsystem. This section appears only if the subsystem has a Documentation property or contains a Doc block.

Interface. Name, data type, width, and other properties of the subsystem's input and output signals. The number of the block port that outputs the signal appears in angle brackets appended to the signal name. This section appears only if the subsystem is atomic and has input or output ports.

Blocks. Blocks that this subsystem contains. This section has two subsections:

- **Parameters.** Key parameters of blocks in the subsystem. This section also includes graphical and/or tabular representations of lookup table data used by lookup table blocks, blocks that use lookup tables to compute their outputs.
- **Block Execution Order.** Order in which the subsystem's blocks must be executed at each time step in order to ensure that each block's inputs are available when the block executes .This section appears only if the subsystem is atomic. Note: in Acrobat(PDF) reports, the number in square brackets next to the block name is a hyperlink to the block parameter table. The number has no model significance.

State Charts. Describes state charts used in the subsystem. This section appears only if the root system contains Stateflow blocks.

State Chart Descriptions

This section describes the state machines used by Stateflow blocks to compute their outputs, i.e., Stateflow blocks. Each state machine description contains the following sections:

Chart. Diagram representing the state machine.

States. Describes the state machine's states. Each state description includes the state's diagram and diagrams and/or descriptions of graphical functions, Simulink functions, truth tables, and MATLAB functions parented by the state.

Chapter 8. About this Report

Transitions. Transitions between the state machine's states. Each transition description specifies the values of key transition properties. Appears only if a transition has properties that do not appear on the chart.

Junctions. Transition junctions. Each junction description specifies the values of key junction properties. Appears only if a junction has properties that do not appear on the chart.

Events. Events that trigger state transitions. Each event description specifies the values of key event properties.

Data. Data types and other properties of the Stateflow block's inputs, outputs, and other state machine data.

Targets. Executable implementations of the state machine used to compute the outputs of the corresponding Stateflow block.

MATLAB Supporting Functions. List of functions invoked by MATLAB functions defined in the chart.