RISC-V Assembly Language Programming

 $(Draft\ v0.18.1-0-g23bd3ad)$

John Winans jwinans@niu.edu

October 19, 2022

- 6 Copyright © 2018, 2019, 2020 John Winans
- This document is made available under a Creative Commons Attribution 4.0 International License.
- 8 See Appendix D for more information.
- Download your own copy of this book from github here: https://github.com/johnwinans/rvalp.
- This document may contain inaccuracies or errors. The author provides no guarantee regarding the accuracy of this document's contents. If you discover that this document contains errors, please notify the author.

13

15

16

- ARM® is a registered trademark of ARM Limited in the EU and other countries.
- IBM® is a trademarks or registered trademark of International Business Machines Corporation in the United States, other countries, or both.
- Intel[®] and Pentium[®] are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.

→ Fix Me:

Need to say something about trademarks for things mentioned in this text

Contents

20	Pı	eface		iv												
21	1	Introduction														
22		1.1	The Digital Computer	1												
23		1.2	Instruction Set Architecture	4												
24		1.3	How the CPU Executes a Program	4												
25	2	Nun	nbers and Storage Systems	6												
26		2.1	Boolean Functions	6												
27		2.2	Integers and Counting	9												
28		2.3	Sign and Zero Extension	19												
29		2.4	Shifting	20												
30		2.5	Main Memory Storage	21												
31	3	The	Elements of a Assembly Language Program	28												
32		3.1	Assembly Language Statements	28												
33		3.2	Memory Layout	28												
34		3.3	A Sample Program Source Listing	28												
35		3.4	Running a Program With rvddt	29												
36	4	Wri	ting RISC-V Programs	32												
37		4.1	Use ebreak to Stop rvddt Execution	32												
38		4.2	Using the addi Instruction	33												
39		4.3	todo	37												
40		4.4	Other Instructions With Immediate Operands	37												
41		4.5	Transferring Data Between Registers and Memory	37												
42		4.6	RR operations	38												
43		4.7	Setting registers to large values using lui with addi	38												
44		4.8	Labels and Branching	38												
45		4.9	Jumps	39												
46		4.10	Pseudoinstructions	39												

		Add District	
47		4.11 Relocation	41
48		4.12 Relaxation	43
49	5	RV32 Machine Instructions	44
50		5.1 Conventions and Terminology	44
51		5.2 Addressing Modes	48
52		5.3 Instruction Encoding Formats	48
53		5.4 CPU Registers	58
54		5.5 memory	59
55	A	Installing a RISC-V Toolchain	60
56		A.1 The GNU Toolchain	60
57		A.2 rvddt	61
58		A.3 qemu	62
59	В	Floating Point Numbers	63
60		B.1 IEEE-754 Floating Point Number Representation	63
61	\mathbf{C}	The ASCII Character Set	69
62		C.1 NAME	69
63		C.2 DESCRIPTION	69
64		C.3 NOTES	71
65		C.4 COLOPHON	71
66	D	Attribution 4.0 International	72
67	Bi	bliography	77
68	Gl	ossary	78
69	In	dex	79
70	RV	732I Reference Cards	81

Preface

- I set out to write this book because I couldn't find it in a single volume elsewhere.
- The closest published work on this topic appear to be select portions of *The RISC-V Instruction Set*Manual, Volume I: User-Level ISA, Document Version 2.2[1], The RISC-V Reader[2], and Computer

 Organization and Design RISC-V Edition: The Hardware Software Interface[3].
- There are some terse guides on the Internet that are suitable for those who already know an assembly language. With all the (deserved) excitement brewing over system organization (and the need to compress the time out of university courses targeting assembly language programming [4]), it is no surprise that RISC-V texts for the beginning assembly programmer are not (yet) available.
- When I started in computing, I learned how to count in binary in a high school electronics course using data sheets for integrated circuits such as the 74191[5] and 74154[6] prior to knowing that assembly language even existed.
- I learned assembly language from data sheets and texts, that are still sitting on my shelves today, such as:
 - The MCS-85 User's Manual [7]
 - The EDTASM Manual [8]
 - The MC68000 User's Manual [9]
 - Assembler Language With ASSIST[10]
 - IBM System/370 Principals of Operation[11]
 - OS/VS-DOS/VSE-VM/370 Assembler Language[12]
 - ... and several others

91

- All of these manuals discuss each CPU instruction in excruciating detail with both a logical and narrative description. For RISC-V this is also the case for the RISC-V Reader[2] and the Computer Organization and Design RISC-V Edition[3] books and is also present in this text (I consider that to be the minimal level of responsibility.)
- Where I hope this text will differentiate itself from the existing RISC-V titles is in its attempt to address the needs of those learning assembly language for the first time. To this end I have primed this project with some of the curriculum material I created when teaching assembly language programming in the late '80s.

Chapter 1

102

103

105

106

107

108

109

110

115

119

Introduction

At its core, a digital computer has at least one Central Processing Unit (CPU). A CPU executes a continuous stream of instructions called a program. These program instructions are expressed in what is called machine language. Each machine language instruction is a binary value. In order to provide a method to simplify the management of machine language programs a symbolic mapping is provided where a mnemonic can be used to specify each machine instruction and any of its parameters... rather than require that programs be expressed as a series of binary values. A set of mnemonics, parameters and rules for specifying their use for the purpose of programming a CPU is called an Assembly Language.

1.1 The Digital Computer

- There are different types of computers. A *digital* computer is the type that most people think of when they hear the word *computer*. Other varieties of computers include *analog* and *quantum*.
- A digital computer is one that processes data represented using numeric values (digits), most commonly expressed in binary (ones and zeros) form.
 - This text focuses on digital computing.
- A typical digital computer is composed of storage systems (memory, disc drives, USB drives, etc.), a CPU (with one or more cores), input peripherals (a keyboard and mouse) and output peripherals (display, printer or speakers.)

1.1.1 Storage Systems

- Computer storage systems are used to hold the data and instructions for the CPU.
- Types of computer storage can be classified into two categories: volatile and non-volatile.

Volatile Storage 1.1.1.1

122

138

139

140

141

142

149

150

151

152

153

154

155

156

- Volatile storage is characterized by the fact that it will lose its contents (forget) any time that it is 123 powered off. 124
- One type of volatile storage is provided inside the CPU itself in small blocks called registers. These 125 registers are used to hold individual data values that can be manipulated by the instructions that are executed by the CPU. 127
- Another type of volatile storage is main memory (sometimes called RAM) Main memory is connected 128 to a computer's CPU and is used to hold the data and instructions that can not fit into the CPU 129 registers. 130
- Typically, a CPU's registers can hold tens of data values while the main memory can contain many 131 billions of data values. 132
- To keep track of the data values, each register is assigned a number and the main memory is broken 133 up into small blocks called bytes that each assigned a number called an address (an address is often 134 referred to as a location. 135
- A CPU can process data in a register at a speed that can be an order of magnitude faster than the 136 rate that it can process (specifically, transfer data and instructions to and from) the main memory.
 - Register storage costs an order of magnitude more to manufacture than main memory. While it is desirable to have many registers, the economics dictate that the vast majority of volatile computer storage be provided in its main memory. As a result, optimizing the copying of data between the registers and main memory is a desirable trait of good programs.

1.1.1.2 Non-Volatile Storage

- Non-volatile storage is characterized by the fact that it will NOT lose its contents when it is powered 143 144
- Common types of non-volatile storage are disc drives, ROM flash cards and USB drives. Prices can 145 vary widely depending on size and transfer speeds. 146
- It is typical for a computer system's non-volatile storage to operate more slowly than its main memory. 147
- This text will focus on volatile storage.

1.1.2CPU

The CPU is a collection of registers and circuitry designed to manipulate the register data and to Fix Me: exchange data and instructions with the main memory. The instructions that are read from the Add a block diagram of the main memory tell the CPU to perform various mathematical and logical operations on the data in its registers and where to save the results of those operations.

CPU components described

Execution Unit 1.1.2.1

The part of a CPU that coordinates all aspects of the operations of each instruction is called the execution unit. It is what performs the transfers of instructions and data between the CPU and

the main memory and tells the registers when they are supposed to either store or recall data being transferred. The execution unit also controls the ALU (Arithmetic and Logic Unit).

1.1.2.2 Arithmetic and Logic Unit

When an instruction manipulates data by performing things like an *addition*, *subtraction*, *comparison* or other similar operations, the ALU is what will calculate the sum, difference, and so on... under the control of the execution unit.

1.1.2.3 Registers

157

158

160

161

162

163

164

165

166

167

168

169

171

172

175

176

177

178

179

180

181

182

183

184

185

187

188

189

In the RV32 CPU there are 31 general purpose registers that each contain 32 bits (where each bit is one binary digit value of one or zero) and a number of special-purpose registers. Each of the general purpose registers is given a name such as x1, x2, ... on up to x31 (general purpose refers to the fact that the CPU itself does not prescribe any particular function to any of these registers.) Two important special-purpose registers are x0 and pc.

Register x0 will always represent the value zero or logical *false* no matter what. If any instruction tries to change the value in x0 the operation will fail. The need for *zero* is so common that, other than the fact that it is hard-wired to zero, the x0 register is made available as if it were otherwise a general purpose register.¹

The pc register is called the *program counter*. The CPU uses it to remember the memory address where its program instructions are located.

The term XLEN refer to the width of an integer register in bits (either 32, 64, or 128.) The number of bits in each register is defined by the Instruction Set Architecture (ISA).

1.1.2.4 Harts

Analogous to a *core* in other types of CPUs, a *hart* (hardware thread) in a RISC-V CPU refers to the collection of 32 registers, instruction execution unit and ALU.[1, p. 20]

When more than one hart is present in a CPU, a different stream of instructions can be executed on each hart all at the same time. Programs that are written to take advantage of this are called *multithreaded*.

This text will primarily focus on CPUs that have only one hart.

1.1.3 Peripherals

A *peripheral* is a device that is not a CPU or main memory. They are typically used to transfer information/data into and out of the main memory.

This text is not concerned with the peripherals of a computer system other than in sections where instructions are discussed with the purpose of addressing the needs of a peripheral device. Such instructions are used to initiate, execute and/or synchronize data transfers.

 $^{^{1}}$ Having a special zero register allows the total set of instructions that the CPU can execute to be simplified. Thus reducing its complexity, power consumption and cost.

1.2 Instruction Set Architecture

- The catalog of rules that describes the details of the instructions and features that a given CPU provides is called an Instruction Set Architecture (ISA). 192
- An ISA is typically expressed in terms of the specific meaning of each binary instruction that a CPU 193 can recognize and how it will process each one. 194
- The RISC-V ISA is defined as a set of modules. The purpose of dividing the ISA into modules is to 195 allow an implementer to select which features to incorporate into a CPU design.[1, p. 4] 196
- Any given RISC-V implementation must provide one of the base modules and zero or more of the 197 extension modules.[1, p. 4]

1.2.1 **RV** Base Modules

190

199

212

217

- The base modules are RV32I (32-bit general purpose), RV32E (32-bit embedded), RV64I (64-bit 200 general purpose) and RV128I (128-bit general purpose).[1, p. 4] 201
- These base modules provide the minimal functional set of integer operations needed to execute a useful application. The differing bit-widths address the needs of different main-memory sizes. 203
- This text primarily focuses on the RV32I base module and how to program it. 204

1.2.2 **Extension Modules**

- RISC-V extension modules may be included by an implementer interested in optimizing a design for one or more purposes.[1, p. 4] 207
- Available extension modules include M (integer math), A (atomic), F (32-bit floating point), D (64-bit 208 floating point), Q (128-bit floating point), C (compressed size instructions) and others. 209
- The extension name G is used to represent the combined set of IMAFD extensions as it is expected 210 to be a common combination.

How the CPU Executes a Program 1.3

- The process of executing a program is continuous repeats of a series of instruction cycles that are each 213 comprised of a fetch, decode and execute phase. 214
- The current status of a CPU hart is entirely embodied in the data values that are stored in its registers 215 at any moment in time. Of particular interest to an executing program is the pc register. The pc 216 contains the memory address containing the instruction that the CPU is currently executing.²
- For this to work, the instructions to be executed must have been previously stored in adjacent main 218 memory locations and the address of the first instruction placed into the pc register. 219

²In the RISC-V ISA the pc register points to the *current* instruction where in most other designs, the pc register points to the next instruction.

1.3.1 Instruction Fetch

220

221

222

224

225

226

227

228

240

241

242

243

246

In order to *fetch* an instruction from the main memory the CPU will update the address in the pc register and then request that the main memory return the value of the data stored at that address.

1.3.2 Instruction Decode

Once an instruction has been fetched, it must be inspected to determine what operation(s) are to be performed. This means inspecting the portions of the instruction that dictate which registers are involved and what that, if anything, ALU should do.

1.3.3 Instruction Execute

- Typical instructions do things like add a number to the value currently stored in one of the registers or store the contents of a register into the main memory at some given address.
- Part of every instruction is a notion of what should be done next.
- Most of the time an instruction will complete by indicating that the CPU should proceed to fetch and execute the instruction at the next larger main memory address. In these cases the pc is incremented to point to the memory address after the current instruction.
- Any parameters that an instruction requires must either be part of the instruction itself or read from (or stored into) one or more of the general purpose registers.
- Some instructions can specify that the CPU proceed to execute an instruction at an address other than the one that follows itself. This class of instructions have names like *jump* and *branch* and are available in a variety of different styles.
 - The RISC-V ISA uses the word *jump* to refer to an *unconditional* change in the sequential processing of instructions and the word *branch* to refer to a *conditional* change.
 - Conditional branch instructions can be used to tell the CPU to do things like:
 - If the value in x8 is currently less than the value in x24 then proceed to the instruction at the next main memory address, otherwise branch to an instruction at a different address.
 - This type of instruction can therefore result in one of two different actions pending the result of the comparison.⁴
- Once the instruction execution phase has completed, the next instruction cycle will be performed using the new value in the pc register.

 $^{^3}$ RV32I instructions are more than one byte in size, but this general description is suitable for now.

⁴This is the fundamental method used by a CPU to make decisions.

Chapter 2

Numbers and Storage Systems

- This chapter discusses how data are represented and stored in a computer.
- In the context of computing, *boolean* refers to a condition that can be either true or false and *binary* refers to the use of a base-2 numeric system to represent numbers.
 - RISC-V assembly language uses binary to represent all values, be they boolean or numeric. It is the context within which they are used that determines whether they are boolean or numeric.

2.1 Boolean Functions

➤ Fix Me:

Add some diagrams here showing bits, bytes and the MSB, LSB,... perhaps relocated from the RV32l chapter?

- Boolean functions apply on a per-bit basis. When applied to multi-bit values, each bit position is operated upon independent of the other bits.
- RISC-V assembly language uses zero to represent *false* and one to represent *true*. In general, however, it is useful to relax this and define zero **and only zero** to be *false* and anything that is not *false* is therefore *true*.¹
- The reason for this relaxation is to describe the common case where the CPU processes data, multiple bits at-a-time.
 - These groups have names like byte (8 bits), halfword (16 bits) and fullword (32 bits).

2.1.1 NOT

255

257

258

265

266

269

270

- The *NOT* operator applies to a single operand and represents the opposite of the input.
 - If the input is 1 then the output is 0. If the input is 0 then the output is 1. In other words, the output value is *not* that of the input value.
 - Expressing the *not* function in the form of a truth table:

➤ Fix Me:

Need to define unary, binary and ternary operators without confusing binary operators with binary numbers.

¹This is how true and false behave in C, C++, and many other languages as well as the common assembly language idioms discussed in this text.

$$\begin{array}{c|c} A & \overline{A} \\ \hline 0 & 1 \\ 1 & 0 \end{array}$$

A truth table is drawn by indicating all of the possible input values on the left of the vertical bar with each row displaying the output values that correspond to the input for that row. The column headings are used to define the illustrated operation expressed using a mathematical notation. The *not* operation is indicated by the presence of an *overline*.

In computer programming languages, things like an overline can not be efficiently expressed using a standard keyboard. Therefore it is common to use a notation such as that used by the C language when discussing the *NOT* operator in symbolic form. Specifically the tilde: '~'.

It is also uncommon to for programming languages to express boolean operations on single-bit input(s). A more generalized operation is used that applies to a set of bits all at once. For example, performing a *not* operation of eight bits at once can be illustrated as:

In a line of code the above might read like this: output = ~A

2.1.2 AND

The boolean *and* function has two or more inputs and the output is a single bit. The output is 1 if and only if all of the input values are 1. Otherwise it is 0.

This function works like it does in spoken language. For example if A is 1 and B is 1 then the output is 1 (true). Otherwise the output is 0 (false).

In mathematical notion, the *and* operator is expressed the same way as is *multiplication*. That is by a raised dot between, or by juxtaposition of, two variable names. It is also worth noting that, in base-2, the *and* operation actually *is* multiplication!

This text will use the operator used in the C language when discussing the *and* operator in symbolic form. Specifically the ampersand: '&'.

An eight-bit example:

In a line of code the above might read like this: output = A & B

2.1.3 OR

303

306

308

309

312

317

318

319

320

321

322

The boolean or function has two or more inputs and the output is a single bit. The output is 1 if at least one of the input values are 1.

This function works like it does in spoken language. For example if A is 1 or B is 1 then the output is 1 (true). Otherwise the output is 0 (false).

In mathematical notion, the *or* operator is expressed using the plus (+).

Α	В	A+B
0	0	0
0	1	1
1	0	1
1	1	1

This text will use the operator used in the C language when discussing the *or* operator in symbolic form. Specifically the pipe: '|'.

An eight-bit example:

In a line of code the above might read like this: output = A | B

2.1.4 XOR

The boolean *exclusive or* function has two or more inputs and the output is a single bit. The output is 1 if only an odd number of inputs are 1. Otherwise the output will be 0.

Note that when *xor* is used with two inputs, the output is set to 1 (true) when the inputs have different values and 0 (false) when the inputs both have the same value.

In mathematical notion, the *xor* operator is expressed using the plus in a circle (\oplus) .

Α	В	$A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0
		ļ!

This text will use the operator used in the C language when discussing the xor operator in symbolic form. Specifically the carrot: ' $^{\circ}$ '.

An eight-bit example:

)ecima	al		Н	ex							
10^{2}	10^{1}	10^{0}	2^{7}	2^{6}	2^5	2^{4}	2^3	2^2	2^1	2^{0}	16^{1}	16^{0}
100	10	1	128	64	32	16	8	4	2	1	16	1
0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	0	1	0	1
0	0	2	0	0	0	0	0	0	1	0	0	2
0	0	3	0	0	0	0	0	0	1	1	0	3
0	0	4	0	0	0	0	0	1	0	0	0	4
0	0	5	0	0	0	0	0	1	0	1	0	5
0	0	6	0	0	0	0	0	1	1	0	0	6
0	0	7	0	0	0	0	0	1	1	1	0	7
0	0	8	0	0	0	0	1	0	0	0	0	8
0	0	9	0	0	0	0	1	0	0	1	0	9
0	1	0	0	0	0	0	1	0	1	0	0	a
0	1	1	0	0	0	0	1	0	1	1	0	b
0	1	2	0	0	0	0	1	1	0	0	0	c
0	1	3	0	0	0	0	1	1	0	1	0	d
0	1	4	0	0	0	0	1	1	1	0	0	e
0	1	5	0	0	0	0	1	1	1	1	0	f
0	1	6	0	0	0	1	0	0	0	0	1	0
0	1	7	0	0	0	1	0	0	0	1	1	1
1	2	5	0	1	1	1	1	1	0	1	7	d
1	2	6	0	1	1	1	1	1	1	0	7	e
1	2	7	0	1	1	1	1	1	1	1	7	f
1	2	8	1	0	0	0	0	0	0	0	8	0

Figure 2.1: Counting in decimal, binary and hexadecimal.

```
1 1 1 1 0 1 0 1 <== A
10 0 1 0 0 1 1 <== B
10 0 1 1 0 0 1 1 <== B
11 0 1 1 0 0 1 1 0 <== output
```

332

335

336

337

339

340

341

342

In a line of code the above might read like this: output = A ^ B

2.2 Integers and Counting

A binary integer is constructed with only 1s and 0s in the same manner as decimal numbers are constructed with values from 0 to 9.

Counting in binary (base-2) uses the same basic rules as decimal (base-10). The difference is when we consider that there are ten decimal digits and only two binary digits. Therefore, in base-10, we must carry when adding one to nine (because there is no digit representing a ten) and, in base-2, we must carry when adding one to one (because there is no digit representing a two.)

Figure 2.1 shows an abridged table of the decimal, binary and hexadecimal values ranging from 0_{10} to 128_{10} .

One way to look at this table is on a per-row basis where each place value is represented by the

base raised to the power of the place value position (shown in the column headings.) For example to interpret the decimal value on the fourth row:

$$0 \times 10^2 + 0 \times 10^1 + 3 \times 10^0 = 3_{10} \tag{2.2.1}$$

Interpreting the binary value on the fourth row by converting it to decimal:

343

344

345

346

347

349

350

351

353

354

355

356

357

358

359

360

361

362

363

365

366

367

368

373

$$0 \times 2^7 + 0 \times 2^6 + 0 \times 2^5 + 0 \times 2^4 + 0 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 = 3_{10}$$
 (2.2.2)

Interpreting the hexadecimal value on the fourth row by converting it to decimal:

$$0 \times 16^1 + 3 \times 16^0 = 3_{10} \tag{2.2.3}$$

We refer to the place values with the largest exponent (the one furthest to the left for any given base) as the most significant digit and the place value with the lowest exponent as the least significant digit. For binary numbers these are the Most Significant Bit (MSB) and Least Significant Bit (LSB) respectively.²

Another way to look at this table is on a per-column basis. When tasked with drawing such a table by hand, it might be useful to observe that, just as in decimal, the right-most column will cycle through all of the values represented in the chosen base then cycle back to zero and repeat. (For example, in binary this pattern is 0-1-0-1-0-1-0-...) The next column in each base will cycle in the same manner except each of the values is repeated as many times as is represented by the place value (in the case of decimal, 10^1 times, binary 2^1 times, hex 16^1 times. Again, the binary numbers for this pattern are 0-0-1-1-0-0-1-1-...) This continues for as many columns as are needed to represent the magnitude of the desired number.

Another item worth noting is that any even binary number will always have a 0 LSB and odd numbers will always have a 1 LSB.

As is customary in decimal, leading zeros are sometimes not shown for readability.

The relationship between binary and hex values is also worth taking note. Because $2^4 = 16$, there is a clean and simple grouping of 4 bits to 1 hit (aka nybble). There is no such relationship between binary and decimal.

Writing and reading numbers in binary that are longer than 8 bits is cumbersome and prone to error. The simple conversion between binary and hex makes hex a convenient shorthand for expressing binary values in many situations.

For example, consider the following value expressed in binary, hexadecimal and decimal (spaced to show the relationship between binary and hex):

Binary value: 0010 0111 1011 1010 1100 1110 1111 0101
Hex Value: 2 7 B A C C F 5
Decimal Value: 666553589

Empirically we can see that grouping the bits into sets of four allows an easy conversion to hex and

²Changing the value of the MSB will have a more *significant* impact on the numeric value than changing the value of the LSB.

expressing it as such is $\frac{1}{4}$ as long as in binary while at the same time allowing for easy conversion back to binary.

The decimal value in this example does not easily convey a sense of the binary value.

In programming languages like the C, its derivatives and RISC-V assembly, numeric values are interpreted as decimal **unless** they start with a zero (0). Numbers that start with 0 are interpreted as octal (base-8), numbers starting with 0x are interpreted as hexadecimal and numbers that start with 0b are interpreted as binary.

2.2.1 Converting Between Bases

2.2.1.1 From Binary to Decimal

376

377

378

379

380

381

382

386

387

388

389

390

391

397

398

It is occasionally necessary to convert between decimal, binary and/or hex.

To convert from binary to decimal, put the decimal value of the place values ... 8, 4, 2, 1 over the binary digits like this:

```
Base-2 place values: 128 64 32 16 8 4 2 1
Binary: 0 0 0 1 1 0 1 1

Decimal: 16 +8 +2 +1 = 27
```

Now sum the place-values that are expressed in decimal for each bit with the value of 1: 16+8+2+1. The integer binary value 00011011_2 represents the decimal value 27_{10} .

2.2.1.2 From Binary to Hexadecimal

Conversion from binary to hex involves grouping the bits into sets of four and then performing the same summing process as shown above. If there is not a multiple of four bits then extend the binary to the left with zeros to make it so.

Grouping the bits into sets of four and summing:

```
Base-2 place values:
                               8 4 2 1
                                                                     8 4 2 1
                                            8 4 2 1
                                                        8 4 2 1
393
      Binary:
                               0 1 1 0
                                            1 1 0 1
                                                        1 0 1 0
                                                                     1 1 1 0
394
                                 4+2 =6
      Decimal:
                                            8+4+ 1=13
                                                        8+
                                                            2 =10
                                                                     8+4+2
395
```

After the summing, convert each decimal value to hex. The decimal values from 0–9 are the same values in hex. Because we don't have any more numerals to represent the values from 10-15, we use the first 6 letters (See the right-most column of Figure 2.1.) Fortunately there are only six hex mappings involving letters. Thus it is reasonable to memorize them.

Continuing this example:

```
401 Decimal: 6 13 10 14
402 Hex: 6 D A E
```

From Hexadecimal to Binary 2.2.1.3

The four-bit mapping between binary and hex makes this task as straight forward as using a look-up 404 table to translate each hit (Hex digIT) it to its unique four-bit pattern. 405

Perform this task either by memorizing each of the 16 patterns or by converting each hit to decimal 406 first and then converting each four-bit binary value to decimal using the place-value summing method discussed in section 2.2.1.1. 408

For example:

403

407

413

414

415

416

417

418 419

432

433

434

435

437

439

```
7
                                                 C
      Hex:
      Decimal Sum:
                             4+2+1=7
                                        8+4
                                                =12
411
                                        1 1 0 0
      Binary:
                           0 1 1 1
412
```

From Decimal to Binary 2.2.1.4

To convert arbitrary decimal numbers to binary, extend the list of binary place values until it exceeds the value of the decimal number being converted. Then make successive subtractions of each of the place values that would yield a non-negative result.

For example, to convert 1234_{10} to binary:

Base-2 place values: 2048-1024-512-256-128-64-32-16-8-4-2-1

```
0
                         2048
                                      (too big)
420
           1
                1234 - 1024 = 210
421
           0
                         512
                                      (too big)
422
           0
                         256
                                       (too big)
423
                  210 - 128
           1
                                = 82
                   82 -
                         64
           1
425
           0
                         32
                                       (too big)
426
                   18 -
           1
                         16
427
           0
                         8
                                      (too big)
428
                         4
                                      (too big)
           0
429
                    2
                         2
                                = 0
           1
430
                         1
                                      (too big)
431
```

The answer using this notation is listed vertically in the left column with the MSB on the top and the LSB on the bottom line: 010011010010_2 .

From Decimal to Hex 2.2.1.5

Conversion from decimal to hex can be done by using the place values for base-16 and the same math as from decimal to binary or by first converting the decimal value to binary and then from binary to hex by using the methods discussed above.

Because binary and hex are so closely related, performing a conversion by way of binary is straight forward.

2.2.2 Addition of Binary Numbers

440

441

442

443

445

447

448

449

450

456

457

458

460

461

462

463

The addition of binary numbers can be performed long-hand the same way decimal addition is taught in grade school. In fact binary addition is easier since it only involves adding 0 or 1.

The first thing to note that in any number base 0+0=0, 0+1=1, and 1+0=1. Since there is no "two" in binary (just like there is no "ten" decimal) adding 1+1 results in a zero with a carry as in: $1+1=10_2$ and in: $1+1+1=11_2$. Using these five sums, any two binary integers can be added.

This truth table shows what is called a *Full Addr*. A full addr is a function that can add three input bits (the two addends and a carry value from a "prior column") and produce the sum and carry output values.³

ci	a	b	co	sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Adding two unsigned binary numbers using 16 full adders:

Note that the carry "into" the LSB is zero.

2.2.3 Signed Numbers

There are multiple methods used to represent signed binary integers. The method used by most modern computers is called *two's complement*.

A two's complement number is encoded in such a manner as to simplify the hardware used to add, subtract and compare integers.

A simple method of thinking about two's complement numbers is to negate the place value of the MSB. For example, the number one is represented the same as discussed before:

```
Base-2 place values: -128 64 32 16 8 4 2 1 0 0 0 0 0 0 0 1
```

The MSB of any negative number in this format will always be 1. For example the value -1_{10} is:

³Note that the sum could be expressed in Boolean Algebra as: $sum = ci \oplus a \oplus b$

```
Base-2 place values: -128 64 32 16 8
467
                                                   4
      Binary:
                                      1
                                          1
                                             1
468
      ... because: -128 + 64 + 32 + 16 + 8 + 4 + 2 + 1 = -1.
469
      This format has the virtue of allowing the same addition logic discussed above to be used to calculate
470
      the sums of signed numbers as unsigned numbers.
471
      Calculating the signed addition: 4 + 5 = 9
472
              1
                    <== carries
473
            000100 \le 4 = 0 + 0 + 0 + 4 + 0 + 0
474
           +000101 \le 5 = 0 + 0 + 0 + 4 + 0 + 1
476
            001001 \le 9 = 0 + 0 + 8 + 0 + 0 + 1
      Calculating the signed addition: -4 + -5 = -9
478
           1 11
                     <== carries
479
             111100 <== -4 = -32 + 16 + 8 + 4 + 0 + 0
            +111011 <== -5 = -32 + 16 + 8 + 0 + 2 + 1
481
482
           1\ 110111 \le -9 (with a truncation) = -32 + 16 + 4 + 2 + 1 = -9
483
      Calculating the signed addition: -1 + 1 = 0
484
                              4
          -128 64 32 16
                           8
                                 2
                                     1 <== place value
485
                        1
                           1
                              1
                                 1
                                        <== carries
486
                       1
                           1
                              1
                                     1 \leq = addend(-1)
             1
                 1
                    1
                                  1
                 0
                    0
                       0
                           0
                              0
                                  0
                                     1 <== addend (1)
488
489
                          0 \quad 0 \quad 0 < == sum (0 with a truncation)
490
491
```

In order for this to work, the carry out of the sum of the MSBs must be discarded.

Converting between Positive and Negative

Changing the sign on two's complement numbers can be described as inverting all of the bits (which is also known as the *one's complement*) and then add one.

For example, negating the number four:

```
-128 64 32 16
                       8
           0 0
                0
                    0
                       0
                          1
                            0
                               0 <== 4
                             1
                                  <== carries
                          1
496
                          0
                                1 <== one's complement of 4
           1
              1
                 1
                    1
                       1
                             1
                 0
                    0
                       0 0 0
             0
                               1 <== plus 1
                         1 0 0 <== -4
                      1
                1
                   1
```

This can be verified by adding 5 to the result and observe that the sum is 1:

```
-128 64 32 16
                             8
                                 4
                                    2
498
                                           <== carries
499
                                    0
                                        0
                                          <== -4
              1
                  1
                     1
                         1
                             1
                                 1
                     0
                         0
                             0
                                 1
                                    0
                                        1
501
                  0
                     0
                         0
                             0
                                0
                                    0
                                       1 <== 1 (with a truncation)
         1
503
```

Note that the changing of the sign using this method is symmetric in that it is identical when converting from negative to positive and when converting from positive to negative: flip the bits and add 1.

For example, changing the value -4 to 4 to illustrate the reverse of the conversion above:

```
-128 64 32 16
                             8
507
                  1
                             1
                                 1
                                     0
                                         0
508
               1
                      1
                         1
                                           <== -4
509
                                            <== carries
510
                  0
                         0
                             0
                                 0
                                     1
                                        1 \le one's complement of -4
                      0
511
                          0
                             0
                                 0
                                     0
                                           <== plus 1
512
513
                  0
                      0
                         0
                             0
                                 1
                                     0
                                        0 <== 4
514
```

Subtraction of Binary Numbers

Subtraction of binary numbers is performed by first negating the subtrahend and then adding the two Fix Me: numbers. Due to the nature of two's complement numbers this method will work for both signed and unsigned numbers!

Observation: Since we always have a carry-in of zero into the LSB when adding, we can take advantage of that fact by (ab)using that carry input to perform that adding the extra 1 to the subtrahend as part of changing its sign in the examples below.

An example showing the subtraction of two signed binary numbers: -4 - 8 = -12

```
-128 64 32 16
                8
      1
         1
             1
                1
                    1
                       0
                           0
                             <== -4
                                      (minuend)
   1
                                      (subtrahend)
             0
                1
                    0
                       0
                           0
         1
                1
                       0
                           0
   1
      1
             1
                    1
                0
                                 one's complement of 8
                0
                   1
                       0
                          0 <== -12
```

2.2.5Truncation

Discarding the carry bit that can be generated from the MSB is called truncation.

This section needs more examples of subtracting signed an unsigned numbers and a discussion on how signedness is not relevant until the results are interpreted. For example using two 8-bit numbers is the same as adding 252 + 248 = 500 and truncating the result to 244. So far we have been ignoring the carries that can come from the MSBs when adding and subtracting. We have also been ignoring the potential impact of a carry causing a signed number to change its sign in an unexpected way.

In the examples above, truncating the results either had 1) no impact on the calculated sums or 2) was absolutely necessary to correct the sum in cases such as: -4 + 5.

For example, note what happens when we try to subtract 1 from the most negative value that we can represent in a 4 bit two's complement number:

```
-8
                4
                   2
                      1
543
                   0
                      0 <== -8
                                  (minuend)
544
                                  (subtrahend)
               0 0 1 <==
                               1
546
547
548
                       1 <== carries
                0
                   0
                         <== -8
550
                  1 0 <== one's complement of 1
                1
551
552
                1 1 1 <== this SHOULD be -9 but with truncation it is 7
```

The problem with this example is that we can not represent -9_{10} using a 4-bit two's complement number.

Granted, if we would have used 5 bit numbers, then the "answer" would have fit OK. But the same problem would return when trying to calculate -16-1. So simply "making more room" does not solve this problem.

This is not just a problem when subtracting, nor is it just a problem with signed numbers.

The same situation can happen *unsigned* numbers. For example:

```
4
      2
8
         1
         0
           <== carries
         0
           <== 14
                    (addend)
1
   1
      1
      1
         1
                3
                    (addend)
           <==
        1 <== this SHOULD be 17 but with truncation it is 1
```

How to handle such a truncation depends on whether the *original* values being added are signed or unsigned.

The RV ISA refers to the discarding the carry out of the MSB after an add (or subtract) of two unsigned numbers as an unsigned overflow⁴ and the situation where carries create an incorrect sign in the result of adding (or subtracting) two signed numbers as a signed overflow. [1, p. 13]

2.2.5.1 Unsigned Overflow

When adding *unsigned* numbers, an overflow only occurs when there is a carry out of the MSB resulting in a sum that is truncated to fit into the number of bits allocated to contain the result.

⁴Most microprocessors refer to unsigned overflow simply as a carry condition.

Figure 2.2 illustrates an unsigned overflow during addition:

575

577

578

579

580

581

583

584

585

586

587

589

590

Some times an overflow like this is referred to as a *wrap around* because of the way that successive additions will result in a value that increases until it *wraps* back *around* to zero and then returns to increasing in value until it, again, wraps around again.

When adding, $unsigned\ overflow\ occurs$ when ever there is a carry $out\ of$ the most significant bit.

When subtracting *unsigned* numbers, an overflow only occurs when the subtrahend is greater than the minuend (because in those cases the different would have to be negative and there are no negative values that can be represented with an unsigned binary number.)

Figure 2.3 illustrates an unsigned overflow during subtraction:

```
0 0 0 0 0 0 1 1 <== 3 (minuend)
- 0 0 0 0 0 1 0 0 <== 4 (subtrahend)
------

0 0 0 0 0 0 1 1 1 <== carries
0 0 0 0 0 0 1 1 <== 3
+ 1 1 1 1 1 0 1 1 <== one's complement of 4
-----
1 1 1 1 1 1 1 1 <== 255 (overflow)

Figure 2.3: 3 - 4 = 255 (overflow)
```

When subtracting, unsigned overflow occurs when ever there is not a carry out of the most significant bit (IFF the carry-in on the LSB is used to add the extra 1 to the subtrahend when changing its sign.)

2.2.5.2 Signed Overflow

When adding *signed* numbers, an overflow only occurs when the two addends are positive and sum is negative or the addends are both negative and the sum is positive.

When subtracting *signed* numbers, an overflow only occurs when the minuend is positive and the subtrahend is negative and difference is negative or when the minuend is negative and the subtrahend is positive and the difference is positive.⁵

~/rvalp/book/./binary/chapter.tex v0.18.1-0-g23bd3ad 2022-10-19 09:34:25 -0500

⁵I had to look it up to remember which were which too... it is: minuend - subtrahend = difference.[13]

Consider the results of the addition of two *signed* numbers while looking more closely at the carry values.

Figure 2.4: 64 + 64 = -128 (overflow)

Figure 2.4 is an example of *signed overflow*. As shown, the problem is that the sum of two positive numbers has resulted in an obviously incorrect negative result due to a carry flowing into the sign-bit in the MSB.

Granted, if the same values were added using values larger than 8-bits then the sum would have been correct. However, these examples assume that all the operations are performed on (and results stored into) 8-bit values. Given any finite-number of bits, there are values that could be added such that an overflow occurs.

Figure 2.5 shows another overflow situation that is caused by the fact that there is nowhere for the carry out of the sign-bit to go. We say that this result has been *truncated*.

Figure 2.5: -128 + -128 = 0 (overflow)

Truncation is not necessarily a problem. Consider the truncations in figures 2.6 and 2.7. Figure 2.7 demonstrates the importance of discarding the carry from the sum of the MSBs of signed numbers when addends do not have the same sign.

Just like an unsigned number can wrap around as a result of successive additions, a signed number can so the same thing. The only difference is that signed numbers won't wrap from the maximum

591 592

594

595

596

597

598

599

600

601

602

603

605

606

value back to zero, instead it will wrap from the most positive to the most negative value as shown in Figure 2.8.

Formally, a *signed overflow* occurs when ever the carry *into* the most significant bit is not the same as the carry *out of* the most significant bit.

2.3 Sign and Zero Extension

Due to the nature of the two's complement encoding scheme, the following numbers all represent the same value:

As do these:

607

608

609

611

612

621

622

623

624

625

```
618 01100 <== 12
619 0000001100 <== 12
620 000000000000000000000000001100 <== 12
```

The lengthening of these numbers by replicating the digits on the left is what is called *sign extension*.

Any signed number can have any quantity of additional MSBs added to it, provided that they repeat the value of the sign bit.

Figure 2.9 illustrates extending the negative sign bit to the left by replicating it. A negative number will have its MSB (bit 19 in this example) set to 1. Extending this value to the left will set all the new bits to the left of it to 1 as well.

Figure 2.9: Sign-extending a negative integer from 20 bits to 32 bits.

Figure 2.10 illustrates extending the sign bit of a positive number to the left by replicating it. A positive number will have its MSB set to 0. Extending this value to the left will set all the new bits to the left of it to 0 as well.




Figure 2.10: Sign-extending a positive integer from 20 bits to 32 bits.

In a similar vein, any unsigned number also may have any quantity of additional MSBs added to it provided that they are all zero. This is called zero extension. For example, the following all represent the same value:

```
1111 <== 15
                        01111 <== 15
0000000000000000000000001111 <== 15
```

Any unsigned number may be zero extended to any size.

Figure 2.11 illustrates zero-extending a 20-bit number to the left to form a 32-bit number.

Figure 2.11: Zero-extending an unsigned integer from 20 bits to 32 bits.

Shifting 2.4

626

627

629

630

631

633 634

635

636

639

641

642

643

645

646

We were all taught how to multiply and divide decimal numbers by ten by moving (or *shifting*) the decimal point to the right or left respectively. Doing the same in any other base has the same effect in that it will multiply or divide the number by its base.

Multiplication and division are only two reasons for shifting. There can be other occasions where Fix Me: doing so is useful.

Fix Me:

Remove the sign-bit boxes from this figure?

Include decimal values in the shift diagrams.

As implemented by a CPU, shifting applies to the value in a register and the results stored back into a register of finite size. Therefore a shift result will always be truncated to fit into a register.

Note that when dealing with numeric values, any truncation performed during a right-shift will manifest itself as rounding toward zero.

Add some examples showing the rounding of positive and negative values.

Fix Me:

Redraw these with arrows tracking the shifted bits and the truncated values

2.4.1 Logical Shifting

Shifting *logically* to the left or right is a matter of re-aligning the bits in a register and truncating the result.

To shift left two positions:

650

651

652

654

655

657

658


660

661

666

19																			0
1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
\leftarrow								_	20	_									\longrightarrow
19																			0
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
\vdash									20	_									\rightarrow

To shift right one position:



Note that the vacated bit positions are always filled with zero.

2.4.2 Arithmetic Shifting

Some times it is desirable to retain the value of the sign bit when shifting. The RISC-V ISA provides an arithmetic right shift instruction for this purpose (there is no arithmetic left shift for this ISA.)

When shifting to the right arithmetically, vacated bit positions are filled by replicating the value of the sign bit.

An arithmetic right shift of a negative number by 4 bit positions:

19																		0
$\boxed{1}$ 0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
		_					_	20	_									\Longrightarrow
19																		0
1 1	1	1	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0
								20										=

2.5 Main Memory Storage

As mentioned in section 1.1.1.1, the main memory in a RISC-V system is byte-addressable. For that reason we will visualize it by displaying ranges of bytes displayed in hex and in ASCII. As will become obvious, the ASCII part makes it easier to find text messages.⁶

⁶Most of the memory dumps in this text are generated by rvddt and are shown on a per-byte basis without any attempt to reorder their values. Some other applications used to dump memory do not dump the bytes in address-order! It is important to know how your software tools operate when using them to dump the contents of memory and/or files.

2.5.1 Memory Dump

668

669

670

690

691

692

693

694

696

697

698

700

701

702

703

704

705

707

708

710

711

712

Listing 2.1 shows a *memory dump* from the rvddt 'd' command requesting a dump starting at address 0x00002600 for the default quantity (0x100) of bytes.

Listing 2.1: rvddt_memdump.out rvddt memory dump

```
671
      ddt > d 0x00002600
672
673
       00002600: 93 05 00 00 13 06 00 00
                                           93 06 00 00 13 07 00 00 *......
       00002610: 93 07
                       00 00 93 08 d0
                                       05
                                           73 00
                                                 00
                                                    00
                                                       63
                                                          54
                                                             05
                                                                02 *....s...cT...*
674
   3
675
       00002620: 13 01
                       01 ff
                             23
                                24
                                   81
                                       00
                                           13
                                              04
                                                 05
                                                    00
                                                       23
                                                          26
                                                             11 00 *....#$.....#&..*
                                                    01 23 20 85 00 *3..@.....@.# ..*
                                   00
       00002630: 33 04
                       80
                          40
                             97
                                00
                                       00
                                           e7
                                              80
                                                 40
676
677
       00002640: 6f 00
                       00 00
                             6f 00
                                   00
                                       00
                                           b7
                                              87 00
                                                    00 03 a5
                                                             07
                                                                678
       00002650: 67
                    80
                       0.0
                          0.0
                             0.0
                                0.0
                                   00
                                       00
                                           76 61 6c
                                                    3d 00 00
                                                             00 00 *g.....val=....*
       00002660:
                 00
                    00
                       00
                          00
                             80
                                84
                                    2 e
                                       41
                                           1f
                                              85
                                                 45
                                                    41
                                                       80
                                                          40
                                                             9a
                                                                44 *....A..EA.@.D*
679
   8
       00002670: 4f
                    11
                       f3
                          с3
                             6е
                                8a
                                    67
                                       41
                                           20
                                              1 b
                                                 00
                                                    00
                                                       20
                                                          1 b
                                                              00
                                                                00 *0...n.gA ... ...*
680
   9
       00002680: 44 1b 00
                          00 14
                                1 b
                                   00
                                       00
                                           14 1b 00
                                                    00 04 1c 00
                                                                00 *D.....*
681
   10
       00002690: 44 1b 00 00 14 1b
                                   00
                                           04 1c 00
                                                    00 14 1b 00 00 *D.....*
682
                                       00
       000026a0: 44 1b 00
                          00 10 1b
                                   0.0
                                                 0.0
                                                    0.0
                                                       10 1b 00
                                                                00 *D....*
683
                                       00
                                           10 1b
   12
       000026b0:
                 04
                    1 c
                       00
                          00
                             54
                                1f
                                    00
                                       00
                                           54
                                              1f
                                                 00
                                                    00
                                                       d4
                                                          1f
                                                              00
                                                                 00
                                                                    *....*
684
   13
       000026c0: 4c 1f
                       00 00
                             4 c
                                1 f
                                   0.0
                                       00
                                           34
                                              20
                                                 0.0
                                                    00
                                                       d4
                                                          1 f
                                                             0.0
                                                                00 *L...L...4 ......*
685
   14
       000026d0: 4c 1f 00 00 34 20
                                   00 00
                                           4c 1f 00 00 d4 1f 00 00 *L...4 ..L.....*
686
   15
       000026e0: 48 1f 00 00 48 1f
                                   00
                                       00
                                           48 1f 00
                                                    00 34 20 00 00 *H...H...H...4 ..*
687
   16
       000026f0: 00 01 02 02 03 03
                                   03 03
                                           04 04 04 04 04 04 04 04 *....*
688
   17
```

- ℓ 1 The ryddt prompt showing the dump command.
- \$\ell\$ 2 From left to right. the dump is presented as the address of the first byte (0x00002600) followed by a colon, the value of the byte at address 0x00002600 expressed in hex, the next byte (at address 0x00002601) and so on for 16 bytes. There is a double-space between the 7th and 8th bytes to help provide a visual reference for the center to make it easy to locate bytes on the right end. For example, the byte at address 0x0000260c is four bytes to the right of byte number eight (at the gap) and contains 0x13. To the right of the 16-bytes is an asterisk-enclosed set of 16 columns showing the ASCII characters that each byte represents. If a byte has a value that corresponds to a printable character code, the character will be displayed. For any illegal/undisplayable byte values, a dot is shown to make it easier to count the columns.
- ℓ 3-17 More of the same as seen on ℓ 2. The address at the left can be seen to advance by 16_{10} (or 10_{16}) for each line shown.

2.5.2 Endianness

The choice of which end of a multi-byte value is to be stored at the lowest byte address is referred to as endianness. For example, if a CPU were to store a halfword into memory, should the byte containing the Most Significant Bit (MSB) (the big end) go first or does the byte with the Least Significant Bit (LSB) (the little end) go first?

On the one hand the choice is arbitrary. On the other hand, it is possible that the choice could impact the performance of the system.⁷

IBM mainframe CPUs and the 68000 family store their bytes in big-endian order. While the Intel Pentium and most embedded processors use little-endian order. Some CPUs are even *bi-endian* in that they have instructions that can change their order on the fly.

The RISC-V system uses the little-endian byte order.

⁷See[14] for some history of the big/little-endian "controversy."

2.5.2.1 Big-Endian

713

714

715

716

717

718

720

722

723

724

725

727

729

731

732

733

734

735

736

737

739

Using the contents of Listing 2.1, a big-endian CPU would interpret the contents as follows:

- The 8-bit value read from address 0x00002658 would be 0x76.
- The 8-bit value read from address 0x00002659 would be 0x61.
- The 8-bit value read from address 0x0000265a would be 0x6c.
- The 8-bit value read from address 0x0000265b would be 0x3d.
- The 16-bit value read from address 0x00002658 would be 0x7661.
- The 16-bit value read from address 0x0000265a would be 0x6c3d.
- The 32-bit value read from address 0x00002658 would be 0x76616c3d.

Notice that in a big-endian system, the *place values* of the bits comprising the 0x76 (located at memory address 0x00002658) are *different* depending on the number of bytes representing the value that is being read.

For example, when a 16-bit value is read from 0x00002658 then the 76 represents the binary place values: 2^{15} to 2^{8} . When a 32-bit value is read then the 76 represents the binary place values: 2^{31} to 2^{24} . In other words the value read from the first memory location (with the lowest address), of the plurality of addresses containing the complete value being read, is always placed on the *left end*, into the Most Significant Bits. One might dare say that the 76 is placed at the end with the *big* place values.

More examples:

- An 8-bit value read from address 0x00002624 would be 0x23.
- An 8-bit value read from address 0x00002625 would be 0x24.
- An 8-bit value read from address 0x00002626 would be 0x81.
- An 8-bit value read from address 0x00002627 would be 0x00.
- A 16-bit value read from address 0x00002624 would be 0x2324.
- A 16-bit value read from address 0x00002626 would be 0x8100.
- A 32-bit value read from address 0x00002624 would be 0x23248100.

Again, notice that the byte from memory address 0x00002624, regardless of the number of bytes comprising the complete value being fetched, will always appear on the left/big end of the final value.

On a big-endian system, the bytes in the dump are in the same order as they would be used by the CPU if it were to read them as a multi-byte value.

741

2.5.2.2 Little-Endian

742

743

744

746

748

749

750

751

752

753

754

756

757

758

759

760

761

762

763

764

766

768

769

770

771

772

773

Using the contents of Listing 2.1, a little-endian CPU would interpret the contents as follows:

- An 8-bit value read from address 0x00002658 would be 0x76.
- An 8-bit value read from address 0x00002659 would be 0x61.
- An 8-bit value read from address 0x0000265a would be 0x6c.
- An 8-bit value read from address 0x0000265b would be 0x3d.
- A 16-bit value read from address 0x00002658 would be 0x6176.
- A 16-bit value read from address 0x0000265a would be 0x3d6c.
- A 32-bit value read from address 0x00002658 would be 0x3d6c6176.

Notice that in a little-endian system, the *place values* of the bits comprising the 0x76 (located at memory address 0x00002658) are the *same* regardless of the number of bytes representing the value that is being read.

Unlike the behavior of a big-endian machine, when little-endian machine reads a 16-bit value from 0x00002658 the 76 represents the binary place values from 2^7 to 2^0 . When a 32-bit value is read then the 76 (still) represents the binary place values from 2^7 to 2^0 . In other words the value read from the first memory location (with the lowest address), of the plurality of addresses containing the complete value being read, is always placed on the *right end*, into the Least Significant Bits. One might say that the 76 is placed at the end with the *little* place values.

Also notice that it is the bytes are what are "reversed" in a little-endian system (not the hex digits.)

More examples:

- The 8-bit value read from address 0x00002624 would be 0x23.
- The 8-bit value read from address 0x00002625 would be 0x24.
- The 8-bit value read from address 0x00002626 would be 0x81.
- The 8-bit value read from address 0x00002627 would be 0x00.
- The 16-bit value read from address 0x00002624 would be 0x2423.
- The 16-bit value read from address 0x00002626 would be 0x0081.
- The 32-bit value read from address 0x00002624 would be 0x00812423.

As above, notice that the byte from memory address 0x00002624, regardless of the number of bytes comprising the complete value being fetched, will always appear on the right/little end of the final value.

On a little-endian system, the bytes in the dump are in reverse order as they would be used by the CPU if it were to read them as a multi-byte value.

In the RISC-V ISA it is noted that

A minor point is that we have also found little-endian memory systems to be more natural for hardware designers. However, certain application areas, such as IP networking, operate on big-endian data structures, and so we leave open the possibility of non-standard big-endian or bi-endian systems." [1, p. 6]

2.5.3 Arrays and Character Strings

774

775

777

778

779

781

782

783

784

785

786

787

788

789

790

791

792

793

795

796

797

798

799

800

801

While Endianness defines how single values are stored in memory, the *array* defines how multiple values are stored.

An array is a data structure comprised of an ordered set of elements. This text will limit its definition of array to a plurality of elements that are all of the same type. Where type refers to the size (number of bytes) and representation (signed, unsigned,...) of each element.

In an array, the elements are stored adjacent to one another such that the address e of any element x[n] is:

$$e = a + n * s \tag{2.5.1}$$

Where x is the name of the array, n is the element number of interest, e is the address of interest, a is the address of the first element in the array and s is the size (in bytes) of each element.

Given an array x containing m elements, x[0] is the first element of the array and x[m-1] is the last element of the array.⁸

Using this definition, and the memory dump shown in Listing 2.1, and the knowledge that we are using a little-endian machine and given that $a = 0 \times 00002656$ and s = 2, the values of the first 8 elements of array x are:

- x[0] is 0x0000 and is stored at 0x00002656.
- x[1] is 0x6176 and is stored at 0x00002658.
- x[2] is 0x3d6c and is stored at 0x0000265a.
- x[3] is 0x0000 and is stored at 0x0000265c.
- x[4] is 0x0000 and is stored at 0x00002660.
- x[5] is 0x0000 and is stored at 0x00002662.
- x[6] is 0x8480 and is stored at 0x00002664.
- x[7] is 0x412e and is stored at 0x00002666.

In general, there is no fixed rule nor notion as to how many elements an array has. It is up to the programmer to ensure that the starting address and the number of elements in any given array (its size) are used properly so that data bytes outside an array are not accidentally used as elements.

~/rvalp/book/./binary/chapter.tex v0.18.1-0-g23bd3ad 2022-10-19 09:34:25 -0500 Page 25 of 84

⁸Some computing languages (C, C++, Java, C#, Python, Perl,...) define an array such that the first element is indexed as x[0]. While others (FORTRAN, MATLAB) define the first element of an array to be x[1].

There is, however, a common convention used for an array of characters that is used to hold a text 802 message (called a *character string* or just *string*). 803

When an array is used to hold a string the element past the last character in the string is set to zero. This is because 1) zero is not a valid printable ASCII character and 2) it simplifies software in that knowing no more than the starting address of a string is all that is needed to processes it. Without this zero sentinel value (called a null terminator), some knowledge of the number of characters in the string would have to otherwise be conveyed to any code needing to consume or process the string.

In Listing 2.1, the 5-byte long array starting at address 0x00002658 contains a string whose value can 809 be expressed as either: 810

76 61 6c 3d 00

or 812

804

805

806

807

811

814

815

816

820

821

822

824

825

826

827

828

829

831

832

833

834

835

836

837

838

"val=" 813

> When the double-quoted text form is used, the GNU assembler used in this text differentiates between ascii and asciiz strings such that an ascii string is **not** null terminated and an asciiz string is null terminated.

The value of providing a method to create a string that is not null terminated is that a program may 817 define a large string by concatenating a number of ascii strings together and following the last with 818 a byte of zero to null-terminate it. 819

It is a common mistake to create a string with a missing null terminator. The result of printing such a string is that the string will be printed as well as whatever random data bytes in memory follow it until a byte whose value is zero is encountered by chance.

2.5.4Context is Important!

Data values can be interpreted differently depending on the context in which they are used. Assuming what a set of bytes is used for based on their contents can be very misleading! For example, there is a 0x76 at address 0x00002658. This is a 'v' is you use it as an ASCII (see Appendix C) character, a 118₁₀ if it is an integer value and TRUE if it is a conditional.

2.5.5Alignment

With respect to memory and storage, alignment refers to the location of a data element when the Fix Me: address that it is stored is a precise multiple of a power-of-2.

The primary alignments of concern are typically 2 (a halfword), 4 (a fullword), 8 (a double word) and they are all aligned. 16 (a quad-word) bytes.

For example, any data element that is aligned to 2-byte boundary must have an (hex) address that ends in any of: 0, 2, 4, 6, 8, A, C or E. Any 4-byte aligned element must be located at an address ending in 0, 4, 8 or C. An 8-byte aligned element at an address ending with 0 or 8, and 16-byte aligned elements must be located at addresses ending in zero.

Such alignments are important when exchanging data between the CPU and memory because the hardware implementations are optimized to transfer aligned data. Therefore, aligning data used by

Include the obligatory diagram showing the overlapping data types when any program will reap the benefit of running faster.⁹

839

840

842

843

844

845

848

849

850

851

852

853

854

855

856

857

858

An element of data is considered to be *aligned to its natural size* when its address is an exact multiple of the number of bytes used to represent the data. Note that the ISA we are concerned with *only* operates on elements that have sizes that are powers of two.

For example, a 32-bit integer consumes one full word. If the four bytes are stored in main memory at an address than is a multiple of 4 then the integer is considered to naturally aligned.

The same would apply to 16-bit, 64-bit, 128-bit and other such values as they fit into 2, 8 and 16 byte elements respectively.

Some CPUs can deliver four (or more) bytes at the same time while others might only be capable of delivering one or two bytes at a time. Such differences in hardware typically impact the cost and performance of a system.¹⁰

2.5.6 Instruction Alignment

The RISC-V ISA requires that all instructions be aligned to their natural boundaries.

Every possible instruction that an RV32I CPU can execute contains exactly 32 bits. Therefore they are always stored on a full word boundary. Any unaligned instruction is illegal.¹¹

An attempt to fetch an instruction from an unaligned address will result in an error referred to as an alignment *exception*. This and other exceptions cause the CPU to stop executing the current instruction and start executing a different set of instructions that are prepared to handle the problem. Often an exception is handled by completely stopping the program in a way that is commonly referred to as a system or application *crash*.

~/rvalp/book/./rvalp.tex v0.18.1-0-g23bd3ad 2022-10-19 09:34:25 -0500

⁹Alignment of data, while important for efficient performance, is not mandatory for RISC-V systems.[1, p. 19] ¹⁰The design and implementation choices that determine how any given system operates are part of what is called a

system's organization and is beyond the scope of this text. See [3] for more information on computer organization.

11 This rule is relaxed by the C extension to allow an instruction to start at any even address. [1, p. 5]

Chapter 3

862

863

864

865

870

871

872

The Elements of a Assembly Language Program

3.1 Assembly Language Statements

Introduce the assembly language grammar.

- Statement = 1 line of text containing an instruction or directive.
- Instruction = label, mnemonic, operands, comment.
- Directive = Used to control the operation of the assembler.

3.2 Memory Layout

- Is this a good place to introduce the text, data, bss, heap and stack regions?
- or does that belong in a new section/chapter that discusses addressing modes?

3.3 A Sample Program Source Listing

A simple program that illustrates how this text presents program source code is seen in Listing 3.1. This program will place a zero in each of the 4 registers named x28, x29, x30 and x31.

Listing 3.1: zero4regs.S Setting four registers to zero.

```
873
           .text
                                      # put this into the text section
874
           .align
                                        align to 2^2
875
   2
           .globl
876
   3
                    _start
877
       _start:
                    x28, x0, 0
878
           addi
                                      # set register x28 to zero
           addi
                    x29, x0, 0
                                      # set register x29 to zero
879
    6
           addi
                    x30, x0, 0
                                      # set register x30 to zero
                    x31, x0, 0
           addi
                                      # set register x31 to zero
881
```

This program listing illustrates a number of things:

883

884

885

886

887

888

890

891

892

893

894

895

896

897

899

901

903

904

905

906

907

911

913

914

916

917

918

- Listings are identified by the name of the file within which they are stored. This listing is from a file named: zero4regs.S.
- The assembly language programs discussed in this text will be saved in files that end with: .S
 (Alternately you can use .sx on systems that don't understand the difference between upper
 and lowercase letters.¹)
- A description of the listing's purpose appears under the name of the file. The description of Listing 3.1 is Setting four registers to zero.
- The lines of the listing are numbered on the left margin for easy reference.
- An assembly program consists of lines of plain text.
- The RISC-V ISA does not provide an operation that will simply set a register to a numeric value. To accomplish our goal this program will add zero to zero and place the sum in in each of the four registers.
- The lines that start with a dot '.' (on lines 1, 2 and 3) are called assembler directives as they tell the assembler itself how we want it to translate the following assembly language instructions into machine language instructions.
- Line 4 shows a *label* named _start. The colon at the end is the indicator to the assembler that causes it to recognize the preceding characters as a label.
- Lines 5-8 are the four assembly language instructions that make up the program. Each instruction in this program consists of four *fields*. (Different instructions can have a different number of fields.) The fields on line 5 are:
- addi The instruction mnemonic. It indicates the operation that the CPU will perform.
- x28 The destination register that will receive the sum when the addi instruction is finished. The names of the 32 registers are expressed as x0 x31.
- x0 One of the addends of the sum operation. (The x0 register will always contain the value zero. It can never be changed.)
- 0 The second addend is the number zero.
- # set ... Any text anywhere in a RISC-V assembly language program that starts with the poundsign is ignored by the assembler. They are used to place a *comment* in the program to help the reader better understand the motive of the programmer.

3.4 Running a Program With rvddt

To illustrate what a CPU does when it executes instructions this text will use the rvddt simulator to display shows sequence of events and the binary values involved. This simulator supports the RV32I ISA and has a configurable amount of memory.²

Listing 3.2 shows the operation of the four *addi* instructions from Listing 3.1 when it is executed in trace-mode.

¹The author of this text prefers to avoid using such systems.

²The *rvddt* simulator was written to generate the listings for this text. It is similar to the fancier *spike* simulator. Given the simplicity of the RV32I ISA, rvddt is less than 1700 lines of C++ and was written in one (long) afternoon.

Listing 3.2: zero4regs.out
Running a program with the rvddt simulator

```
919
      [winans@w510 src]$ ./rvddt -f ../examples/load4regs.bin
920
921
      Loading '../examples/load4regs.bin' to 0x0
   2
      ddt> t4
922
   3
          x0: 00000000 f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                     f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
923
         x8: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                     f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
924
   5
             f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                     f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
925
   6
                                                     f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
926
        x24: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
         pc: 00000000
927
   8
      00000000: 00000e13
                           addi
                                    x28, x0, 0
                                                   \# x28 = 0x00000000 = 0x00000000 + 0x00000000
928
   9
         x0: 00000000 f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                     f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
929
   10
          x8: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                     f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
930
   11
931
   12
        x16: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                     f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
932
        x24: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                     00000000 f0f0f0f0 f0f0f0f0 f0f0f0f0
   13
         pc: 0000004
933
   14
      00000004: 00000e93
                                                   \# x29 = 0x00000000 = 0x00000000 + 0x00000000
                           addi
                                    x29, x0, 0
934
   15
935
   16
          x0: 00000000 f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                     f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
         x8: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                     f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
936
   17
937
   18
        x16: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                     f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
        x24: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                     00000000 00000000 f0f0f0f0 f0f0f0f0
938
   19
         pc: 0000008
939
   20
      00000008: 00000f13
                           addi
                                    x30, x0, 0
                                                   # x30 = 0x00000000 = 0x00000000 + 0x00000000
940
   21
         x0: 00000000 f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                     f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
941
   22
          x8: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                     f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
942
   23
        x16: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                     f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
943
   24
944
             f0f0f0f0
                       f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                     00000000 00000000 00000000 f0f0f0f0
   25
         pc: 0000000c
945
   26
      0000000c: 00000f93
                                                   # x31 = 0x00000000 = 0x00000000 + 0x00000000
                           addi
                                    x31, x0, 0
946
   27
947
   28
      ddt> r
         x0: 00000000 f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                     f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
948
   29
             f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
949
                                                     f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
   30
950
   31
        x16: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                     f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
        x24: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                     00000000 00000000 00000000 00000000
951
   32
952
         pc:
             00000010
      ddt> x
953
   34
      [winans@w510 src]$
954
```

- ℓ 1 This listing includes the command-line that shows how the simulator was executed to load a file containing the machine instructions (aka machine code) from the assembler.
- ℓ 2 A message from the simulator indicating that it loaded the machine code into simulated memory at address 0.
- ℓ 3 This line shows the prompt from the debugger and the command t4 that the user entered to request that the simulator trace the execution of four instructions.
- ℓ 4-8 Prior to executing the first instruction, the state of the CPU registers is displayed.
 - ℓ 4 The values in registers 0, 1, 2, 3, 4, 5, 6 and 7 are printed from left to right in big-endian, hexadecimal form. The double-space gap in the middle of the line is a reference to make it easier to visually navigate across the line without being forced to count the values from the far left when seeking the value of, say, x5.
- ℓ 5-7 The values of registers 8–31 are printed.

956

958

959

960

961

962

963

965

967

969

971

972

- \$\ell 8\$ The program counter (pc) register is printed. It contains the address of the instruction that the CPU will execute. After each instruction, the pc will either advance four bytes ahead or be set to another value by a branch instruction as discussed above.
- ℓ 9 A four-byte instruction is fetched from memory at the address in the pc register, is decoded and printed. From left to right the fields shown on this line are:

- 00000000 The memory address from which the instruction was fetched. This address is displayed in big-endian, hexadecimal form.
 - 00000e13 The machine code of the instruction displayed in big-endian, hexadecimal form.
 - addi The mnemonic for the machine instruction.
 - x28 The rd field of the addi instruction.

973

974

975

976

977

978

979

980

981

982

983

984

985

986

987

989

991

992

993

997

- x0 The rs1 field of the addi instruction that holds one of the two addends of the operation.
- 0 The imm field of the addi instruction that holds the second of the two addends of the operation.
- #... A simulator-generated comment that explains what the instruction is doing. For this instruction it indicates that x28 will have the value zero stored into it as a result of performing the addition: 0+0.
- \$\ell\$ 10-14 These lines are printed as the prelude while tracing the second instruction. Lines 7 and 13 show that x28 has changed from f0f0f0f0 to 00000000 as a result of executing the first instruction and lines 8 and 14 show that the pc has advanced from zero (the location of the first instruction) to four, where the second instruction will be fetched. None of the rest of the registers have changed values.
 - ℓ 15 The second instruction decoded executed and described. This time register x29 will be assigned a value.
- ℓ 16-27 The third and fourth instructions are traced.
 - \$\ell\$ 28 Tracing has completed. The simulator prints its prompt and the user enters the 'r' command to see the register state after the fourth instruction has completed executing.
- ℓ 29-33 Following the fourth instruction it can be observed that registers x28, x29, x30 and x31 have
 been set to zero and that the pc has advanced from zero to four, then eight, then 12 (the hex value for 12 is c) and then to 16 (which, in hex, is 10).
 - ℓ 34 The simulator exit command 'x' is entered by the user and the terminal displays the shell prompt.

Chapter 4

Writing RISC-V Programs

This chapter introduces each of the RV32I instructions by developing programs that demonstrate their >>> Fix Me: usefulness.

Introduce the ISA register names and aliases in here?

4.1Use ebreak to Stop ryddt Execution

It is a good idea to learn how to stop before learning how to go!

The ebreak instruction exists for the sole purpose of transferring control back to a debugging environment. [1, p. 24]

When rvddt executes an ebreak instruction, it will immediately terminate any executing trace or go command currently executing and return to the command prompt without advancing the pc register.

The machine language encoding shows that ebreak has no operands.

ebreak

1000

1001

1002

1003

1005


1007

1010

1011

1013

1014



Listing 4.2 demonstrates that since rvddt does not advance the pc when it encounters an ebreak instruction, subsequent trace and/or go commands will re-execute the same ebreak and halt the simulation again (and again). This feature is intended to help prevent overzealous users from accidently running past the end of a code fragment.¹

Listing 4.1: ebreak/ebreak.S

A one-line ebreak program.

```
1015
                                     # put this into the text section
             .text
1016
                                       align to a multiple of 4
             .align
1017
1018
     3
             .globl
                      _start
1019
        _start:
1020
             ebreak
1821
     6
```

¹This was one of the first *enhancements* I needed for myself :-)

Listing 4.2: ebreak/ebreak.out ebreak stopps rvddt without advancing pc.

```
1023
       $ rvddt -f ebreak.bin
1024
1025
       sp initialized to top of memory: 0x0000fff0
    2
       Loading 'ebreak.bin' to 0x0
1026
    3
       This is rvddt. Enter? for help.
1027
       ddt > d 0 16
1028
        00000000: 73 00 10 00 a5 a5 a5 a5
                                              a5 a5 a5 a5 a5 a5 a5 *s....*
1029
       ddt> r
1030
          x0 00000000 f0f0f0f0 0000fff0 f0f0f0f0
                                                     f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
1031
          x8 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                     f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
1032
    9
                                                     f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
         x16 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
1033
   10
             f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                     f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
1034
          pc 00000000
1035
    12
       ddt> ti 0 1000
1036
   13
1037
   14
       00000000: ebreak
       ddt> ti
1038
   15
1039
       0000000:
                 ebreak
       ddt> g 0
1040
   17
1041
   18
       00000000: ebreak
       ddt> r
1042
   19
          x0 00000000 f0f0f0f0 0000fff0 f0f0f0f0
                                                     f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
1043
   20
          x8 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                      f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
1044
   21
         x16 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                     f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
1045
   22
         x24 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                     f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
1046
   23
          pc 00000000
1047
   24
       ddt > x
1848
   25
```

4.2 Using the addi Instruction

The detailed description of how the addi instruction is executed is that it:

→ Fix Me:

Define what constant and immediate values are somewhere.

- 1. Sign-extends the immediate operand.
- 2. Add the sign-extended immediate operand to the contents of the rs1 register.
- 3. Store the sum in the rd register.
- 4. Add four to the pc register (point to the next instruction.)

In the following example rs1 = x28, rd = x29 and the immediate operand is -1.

```
addi x29, x28, -1
```

1050

1051

1052

1055

1056

1058

1060

1061

1062

1064



Depending on the values of the fields in this instruction a number of different operations can be performed. The most obvious is that it can add things. But it can also be used to copy registers, set a register to zero and even, when you need to, accomplish nothing.

4.2.1 No Operation

It might seem odd but it is sometimes important to be able to execute an instruction that accomplishes nothing while simply advancing the pc to the next instruction. One reason for this is to fill unused

memory between two instructions in a program.²

An instruction that accomplishes nothing is called a nop (sometimes systems call these noop). The name means *no operation*. The intent of a nop is to execute without having any side effects other than to advance the pc register.

The addi instruction can serve as a nop by coding it like this:

addi x0, x0, 0

1065

1066

1068

1069

1070

1071

1073

1075

1076

1077

31 20	19	19 15	14 12	2 11 7	6 0	
imm[11:0]	Г	rs1	funct3	rd	opcode	
$ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 $	0	$0 \ 0 \ 0 \ 0$	0 0 0	0 0 0 0 0 0	0 0 1 0 0 1 1	I-type
<12>	$\overline{\leftarrow}$	5	\leftarrow 3 \rightarrow	→ 5		

The result will be to add zero to zero and discard the result (because you can never store a value into the x0 register.)

The RISC-V assembler provides a pseudoinstruction specifically for this purpose that you can use to improve the readability of your code. Note that the addi and nop instructions in Listing 4.3 are assembled into the exact same binary machine instructions as can be seen by comparing it to objdump Listing 4.4, and rvddt Listing 4.5 output.

Listing 4.3: nop/nop.S

Demonstrate that addi can be used as a nop.

```
1078
             .text
                                    # put this into the text section
1079
1080
    2
             .align
                      2
                                    \# align to a multiple of 4
            .globl
                      _start
1081
    3
1082
    4
        start:
1083
            addi
                      x0, x0, 0
                                    # these two instructions assemble into the same thing!
1085
    7
            nop
1086
    8
            ebreak
1888
    9
```

Listing 4.4: nop/nop.lst

Using addi to perform a nop

```
1089
                  file format elf32-littleriscv
1090
1091
    2
        Disassembly of section .text:
        00000000 <_start>:
1092
     3
           0:
                 00000013
1093
                                          nop
           4:
                 00000013
1094
     5
                                          nop
           8:
                 00100073
                                          ebreak
1885
```

Listing 4.5: nop/nop.out

Using addi to perform a nop

```
$ rvddt -f nop.bin
1098
       sp initialized to top of memory: 0x0000fff0
      Loading 'nop.bin' to 0x0
1100
    3
       This is rvddt. Enter ? for help.
1101
    4
       ddt > d 0 16
1102
       000000000: 13 00 00 00 13 00 00 00 73 00 10 00 a5 a5 a5 a5 *.....*
1103
    6
       ddt> r
1104
          x0 00000000 f0f0f0f0 0000fff0 f0f0f0f0
                                                   f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
1105
    8
         x8 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                    f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
1106
         x16 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                   f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
1107
   10
         x24 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                    f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
1108
   11
```

²This can happen during the evolution of one portion of code that reduces in size but has to continue to fit into a system without altering any other code... or sometimes you just need to waste a small amount of time in a device driver.

```
1109 12
          pc 00000000
      ddt> ti 0 1000
1110 13
       00000000: 00000013
                            addi
                                     x0, x0, 0
                                                    # x0 = 0x00000000 = 0x00000000 + 0x00000000
1111
   14
                                                   # x0 = 0x00000000 = 0x00000000 + 0x00000000
      00000004: 00000013
                            addi
                                    x0, x0, 0
1112
   15
       00000008: ebreak
1113
   16
      ddt> r
1114
          x0 00000000 f0f0f0f0 0000fff0 f0f0f0f0
                                                    f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
1115 18
          x8 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
                                                    f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
1116
   19
         x16 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
1117
   20
         x24 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
1118 21
1119
   22
          pc 00000008
       ddt> x
1139
   23
```

4.2.2 Copying the Contents of One Register to Another

By adding zero to one register and storing the sum in another register the addi instruction can be used to copy the value stored in one register to another register. The following instruction will copy the contents of t4 into t3.

addi t3, t4, 0

1122

1123

1124

1125

1126

1127


1128

1129

1130

1131

1132



This is a commonly required operation. To make your intent clear you may use the mv pseudoinstruction for this purpose.

Listing 4.6 shows the source of a program that is dumped in Listing 4.7 illustrating that the assembler has generated the same machine instruction (0x000e8e13 at addresses 0x0 and 0x4) for both of the instructions.

Listing 4.6: mv/mv.S Comparing addi to mv

```
1133
             .text
                                     # put this into the text section
1134
             .align
                      2
                                     # align to a multiple of 4
1135
    2
    3
             .globl
                      _start
1136
1137
        _start:
1138
             addi
                      t3, t4, 0
                                     # t3 = t4
1139
                      t3, t4
                                     # t3 = t4
1140
     7
            mν
1141
     8
             ebreak
1143
```

Listing 4.7: mv/mv.lst

An objdump of an addi and mv Instruction.

```
1144
                   file format elf32-littleriscv
1145
        Disassembly of section .text:
1146
     2
        00000000 <_start>:
1147
     3
            0:
                  000e8e13
                                             \mathtt{m} \, \mathtt{v}
                                                 t3,t4
1148
     4
                   000e8e13
                                             mv t3.t4
            4:
1149
     5
            8:
                   00100073
1159
                                             ebreak
```

4.2.3 Setting a Register to Zero

Recall that x0 always contains the value zero. Any register can be set to zero by copying the contents of x0 using mv (aka addi).³

For example, to set t3 to zero:

```
addi t3, x0, 0
```

1152


1155

1156

1157

1168

1169



Listing 4.8: mvzero/mv.S

Using mv (aka addi) to zero-out a register.

```
# put this into the text section
1159
             .align
                      2
                                      # align to a multiple of 4
1160
                       _start
1161
     3
             .globl
1162
     4
1163
        start:
                                      # t3 = 0
                      t3, x0
1164
     6
             mν
1165
1169
             ebreak
```

Listing 4.9 traces the execution of the program in Listing 4.8 showing how t3 is changed from 0xf0f0f0f0 (seen on $\ell16$) to 0x00000000 (seen on $\ell26$.)

Listing 4.9: mvzero/mv.out

Setting t3 to zero.

```
$ rvddt -f mv.bin
1171
1172
    2
       sp initialized to top of memory: 0x0000fff0
1173
       Loading 'mv.bin' to 0x0
       This is rvddt. Enter ? for help.
1174
       ddt > a
1175
       ddt > d 0 16
1176
    6
        00000000: 13 0e 00 00 73 00 10 00
                                              a5 a5 a5 a5 a5 a5 a5 *....*
1177
       ddt> t 0 1000
1178
              x0 00000000
                                 x1 f0f0f0f0
                                                   x2 0000fff0
1179
                             ra
                                               sp
                                                                       x3 f0f0f0f0
                                                                  gp
              x4 f0f0f0f0
                             t0
                                 x5 f0f0f0f0
                                               t1
                                                   x6 f0f0f0f0
                                                                  t2 x7 f0f0f0f0
1180
   10
                 f0f0f0f0
                                 x9
                                    f0f0f0f0
                                               a0 x10 f0f0f0f0
                                                                  a1 x11 f0f0f0f0
          s0
              x8
                             s1
1181
   11
          a2 x12
                 f0f0f0f0
                             a3 x13
                                    f0f0f0f0
                                                a4 x14
                                                       f0f0f0f0
                                                                  a5 x15
                                                                          f0f0f0f0
1182
          a6 x16 f0f0f0f0
                             a7 x17 f0f0f0f0
                                               s2 x18 f0f0f0f0
                                                                  s3 x19
1183
   13
                                                                          f0f0f0f0
          s4 x20 f0f0f0f0
                             s5 x21 f0f0f0f0
                                                s6 x22 f0f0f0f0
                                                                  s7 x23 f0f0f0f0
1184
1185
   15
          s8 x24 f0f0f0f0
                             s9 x25 f0f0f0f0 s10 x26 f0f0f0f0 s11 x27 f0f0f0f0
          t3 x28
                  f0f0f0f0
                             t4 x29
                                    f0f0f0f0
                                               t5 x30 f0f0f0f0
                                                                  t6 x31 f0f0f0f0
1186
   16
               pc 00000000
1187
    17
       00000000: 00000e13
                                                     # t3 = 0x00000000 = 0x00000000 + 0x00000000
                                      t3, zero, 0
                             addi
1188
   18
                                                    x2 0000fff0
                                                                       x3 f0f0f0f0
              x0 00000000
                             ra
                                 x1 f0f0f0f0
                                               sp
1189
   19
                                                                  gp
              x4 f0f0f0f0
                             t0
                                 x5 f0f0f0f0
                                                    x6 f0f0f0f0
                                                                       x7 f0f0f0f0
1190
   20
          tp
                                                t. 1
                                                                  t. 2
   21
          s0
              x8
                  f0f0f0f0
                             s1
                                 x9
                                    f0f0f0f0
                                                a0 x10
                                                       f0f0f0f0
                                                                  a1 x11
1191
   22
          a2 x12 f0f0f0f0
                             a3 x13
                                    f0f0f0f0
                                               a4 x14 f0f0f0f0
                                                                  a5 x15 f0f0f0f0
1192
          a6 x16 f0f0f0f0
                             a7 x17 f0f0f0f0
                                               s2 x18 f0f0f0f0
                                                                  s3 x19 f0f0f0f0
1193
   23
          s4 x20 f0f0f0f0
                             s5 x21 f0f0f0f0
                                                s6 x22 f0f0f0f0
                                                                  s7 x23 f0f0f0f0
1194
                             s9 x25 f0f0f0f0 s10 x26 f0f0f0f0 s11 x27
          s8 x24
                  f0f0f0f0
                                                                          f0f0f0f0
1195
   25
                             t4 x29 f0f0f0f0
                                               t5 x30 f0f0f0f0
                  00000000
                                                                  t6 x31 f0f0f0f0
1196
   26
               pc 00000004
1197
   27
       00000004: ebreak
1198
   28
       ddt> x
1198
```

³There are other pseudoinstructions (such as 1i) that can also turn into an addi instruction. Objdump might display 'addi t3,x0,0' as 'mv t3,x0' or 'li t3,0'.

4.2.4 Adding a 12-bit Signed Value

```
addi x1, x7, 4
1202
               imm[11:0]
                                                            opcode
                                  rs1
                                         funct3
       I-type
1203
          addi
                 t0, zero, 4
                                 # t0 = 4
1204
          addi
                 t1, t1, 100
                                 # t1 = 104
1205
1206
          addi
                 t0, zero, 0x123
                                    # t0 = 0x123
                 t0, t0, 0xfff
                                    # t0 = 0x122 (subtract 1)
          addi
          addi
                 t0, zero, 0xfff
                                    # t0 = 0xffffffff (-1) (diagram out the chaining carry)
1210
                                    # refer back to the overflow/truncation discussion in binary chapter
1211
1212
      addi x0, x0, 0 # no operation (pseudo: nop)
1213
      addi rd, rs, 0 # copy reg rs to rd (pseudo: mv rd, rs)
1214
```

4.3 todo

1201

1215

1216

1217

1227

1229

1230

1231

Ideas for the order of introducing instructions.

4.4 Other Instructions With Immediate Operands

```
andi
1218
               ori
1219
1220
               xori
1221
               slti
1222
               sltiu
1223
               srai
1224
               slli
1225
               srli
1226
```

4.5 Transferring Data Between Registers and Memory

RV is a load-store architecture. This means that the only way that the CPU can interact with the memory is via the *load* and *store* instructions. All other data manipulation must be performed on register values.

Copying values from memory to a register (first examples using regs set with addi):

```
1232 lb
1233 lh
1234 lw
1235 lbu
1236 lhu
```

Copying values from a register to memory:

```
    1238 sb
    1239 sh
    1240 sw
```

1237

1241

1252

1264

1265

4.6 RR operations

```
add
               sub
1243
               and
1244
               or
1245
1246
               sra
1247
               srl
               sll
               xor
1249
               sltu
1250
               slt
1251
```

4.7 Setting registers to large values using lui with addi

```
addi
                        // useful for values from -2048 to 2047
1253
                        // useful for loading any multiple of 0x1000
           lui
1254
1255
           Setting a register to any other value must be done using a combo of insns:
           auipc
                        // Load an address relative the the current PC (see la pseudo)
1258
           addi
1259
1260
           lui
                        // Load constant into into bits 31:12 (see li pseudo)
1261
1262
           addi
                        // add a constant to fill in bits 11:0
                            if bit 11 is set then need to +1 the lui value to compensate
1263
```

4.8 Labels and Branching

Start to introduce addressing here?

```
1266
           beq
1267
           bne
           blt
1268
            bge
1269
           bltu
1270
           bgeu
1271
1272
           bgt rs, rt, offset
                                      # pseudo for: blt rt, rs, offset
1273
                                                                              (reverse the operands)
           ble rs, rt, offset
                                      # pseudo for: bge rt, rs, offset
                                                                              (reverse the operands)
1274
           bgtu rs, rt, offset
                                      # pseudo for: bltu rt, rs, offset
                                                                              (reverse the operands)
1275
           bleu rs, rt, offset
                                      # pseudo for: bgeu rt, rs, offset
                                                                              (reverse the operands)
1276
1277
```

```
1278
           beqz rs, offset
                                     # pseudo for: beq rs, x0, offset
           bnez rs, offset
                                     # pseudo for: bne rs, x0, offset
1279
           blez rs, offset
                                     # pseudo for: bge x0, rs, offset
1280
           bgez rs, offset
                                     # pseudo for: bge rs, x0, offset
1281
           bltz rs, offset
                                     # pseudo for: blt rs, x0, offset
1282
           bgtz rs, offset
                                     # pseudo for: blt x0, rs, offset
1283
```

4.9 Jumps

Introduce and present subroutines but not nesting until introduce stack operations.

```
jal
1287 jalr
```

1284

1285

1288

1319

1321

4.10 Pseudoinstructions

```
1289
            li
                 rd, constant
                               lui
                                         rd,(constant + 0x00000800) >> 12
1290
1291
                               addi
                                         rd,rd,(constant & 0x00000fff)
1292
            la
                 rd, label
1293
                                         rd,((label-.) + 0x00000800) >> 12
                               auipc
1294
                                         rd,rd,((label-(.-4)) & 0x00000fff)
                               addi
1295
            l{b|h|w} rd,label
                                         rd,((label-.) + 0x00000800) >> 12
1298
                               l{b|h|w} rd,((label-(.-4)) & 0x00000fff)(rd)
1299
1300
            s{b|h|w} rd,label,rt
                                             # rt used as a temp reg for the operation (default=x6)
1301
                                         rt,((label-.) + 0x00000800) >> 12
1302
1303
                               s{b|h|w} rd,((label-(.-4)) & 0x00000fff)(rt)
1304
            call label
                               auipc
                                         x1,((label-.) + 0x00000800) >> 12
1305
                               jalr
                                         x1,((label-(.-4)) & 0x00000fff)(x1)
1306
1307
            tail label, rt
                                             # rt used as a temp reg for the operation (default=x6)
1308
                                         rt,((label-.) + 0x00000800) >> 12
                               auipc
                               jalr
                                         x0,((label-(.-4)) & 0x00000fff)(rt)
1310
1311
            mν
                 rd,rs
                               addi
                                         rd,rs,0
1312
1313
                 label
                               jal
                                         x0,label
            j
1314
                 label
                                         x1, label
1315
            jal
                               jal
1316
            jr
                 rs
                               jalr
                                         x0,0(rs)
1317
            jalr rs
                               jalr
                                         x1,0(rs)
1318
            ret
                               jalr
                                         x0,0(x1)
```

4.10.1 The li Pseudoinstruction

Note that the li pseudoinstruction includes an (effectively) conditional addition of 1 to the immediate operand in the lui instruction. This is because the immediate operand in the addi instruction is sign-

extended before it is added to rd. If the immediate operand to the addi has its most-significant-bit 1322 set to 1 then it will have the effect of subtracting 1 from the operand in the lui instruction. 1323

Consider the case of putting the value 0x12345800 into register x5:

```
x5,0x12345800
```

1324

1325

1329

1330

1331

1335

1336

1337

1339

1340

1343

1344

1345

1347

1348

1349

1352

1353

A naive (incorrect) solution might be:

```
x5,0x12345
                               // x5 = 0x12345000
           addi x5,x5,0x800
                               // x5 = 0x12345000 + sx(0x800) = 0x12345000 + 0xfffff800 = 0x12344800
1328
```

The result of the above code is that an incorrect value has been placed into x5.

To remedy this problem, the value used in the lui instruction can be altered (by adding 1 to its operand) to compensate for the sign-extention in the addi instruction:

```
lui x5,0x12346
                               // x5 = 0x12346000 (note: this is 0x12345800 + 0x0800)
1332
           addi x5,x5,0x800
                              // x5 = 0x12346000 + sx(0x800) = 0x12346000 + 0xfffff800 = 0x12345800
1333
```

Keep in mind that the li pseudoinstruction must only increment the operand of the lui instruction when it is known that the operand of the subsequent addi instruction will be a negative number.

By adding 0x00000800 to the immediate operand of the 1ui instruction in this example, a carry- >> Fix Me: bit into bit-12 will be set to 1 iff the value in bits 11-0 will be treated as a negative value in the Add a ribbon diagram of subsequent addi instruction. In other words, when bit-11 is set to 1 in the immediate operand of the li pseudoinstruction, the immediate operand of the lui instruction will be incremented by 1.

Consider the case where we wish to put the value 0x12345700 into register x5:

```
lui x5,0x12345
                              // x5 = 0x12345000 (note that 0x12345700 + 0x0800 = 0x12345f00)
1341
                              // x5 = 0x12345000 + sx(0x700) = 0x12345000 + 0x00000700 = 0x12345700
           addi x5,x5,0x700
1342
```

The sign-extension in this example performed by the addi instruction will convert the 0x700 to 0x00000700 before the addition.

Observe that 0x12345700+0x0800 = 0x12345f00 and therefore, after shifting to the right, the least significant 0xf00 is truncated, leaving 0x12345 as the immediate operand of the lui instruction. The addition of 0x0800 in this example has no effect on the immediate operand of the lui instruction because bit-11 in the original value 0x12345700 is zero.

A general algorithm for implementing the li rd, constant pseudoinstruction is:

```
lui rd,(constant + 0x00000800) >> 12
1350
           addi rd,rd,(constant & 0x00000fff) // the 12-bit immediate is sign extended
1351
```

Note that on RV64 and RV128 systems, the lui places the immediate operand into bits 31-12 and Fix Me: then sign-extends the result to XLEN bits.

Find a proper citation for this

4.10.2 The la Pseudoinstruction

1354

1358

1365

1376

1379

1385

1386

1387

The la (and others that use auipc such as the l{b|h|w}, s{b|h|w}, call, and tail) pseudoinstructions also compensate for a sign-ended negative number when adding a 12-bit immediate operand.

The only difference is that these use a pc-relative addressing mode.

For example, consider the task of putting an address represented by the label var1 into register x10:

```
      1359
      00010040
      la
      x10,var1

      1360
      00010048
      ...
      # note that the la pseudoinstruction expands into 8 bytes

      1361
      ...

      1362
      var1:

      1364
      00010900
      .word
      999
      # a 32-bit integer constant stored in memory at address var1
```

The la instruction in this example will expand into:

```
1366 00010040 auipc x10,((var1-.) + 0x00000800) >> 12
1367 00010044 addi x10,x10,((var1-(.-4)) & 0x00000fff)
```

Note that auipc will shift the immediate operand to the left 12 bits and then add that to the pc register (see Figure 5.3.1.)

The assembler will calculate the value of (var1-.) by subtracting the address represented by the label var1 from the address of the current instruction (which is expressed as '.') resulting in the number of bytes from the current instruction to the target label... which is 0x000008c0.

Therefore the expanded pseudoinstruction example will become:

After performing the subtractions, it will reduce to this:

```
1377 00010040 auipc x10,(0x000008c0 + 0x00000800) >> 12
1378 00010044 addi x10,x10,(0x000008c0 & 0x00000fff)
```

Continuing to reduce the math operations we get:

```
1380 00010040 auipc x10,0x00001 # 0x000008c0 + 0x00000800 = 0x000010c0
1381 00010044 addi x10,x10,0x8c0
```

Note that the la pseudoinstruction exhibits the same sort of technique as the li in that if/when the immediate operand of the addi instruction has its most significant bit set then the operand in the auipc has to be incremented by 1 to compensate.

4.11 Relocation

Because expressions that refer to constants and address labels are common in assembly language programs, a shorthand notation is available for calculating the pairs of values that are used in the

implementation of things like the li and la pseudoinstructions (that have to be written to compensate for the sign-extension that will take place in the immediate operand that appears in instructions like addi and jalr.)

4.11.1 Absolute Addresses

1388

1389

1391

1392

1395

1398

1399

1402

1403

1404

1405

1414

To refer to an absolute value, the following operators can be used:

```
%hi(constant) // becomes: (constant + 0x00000800) >> 12
%lo(constant) // becomes: (constant & 0x00000fff)
```

Thus, the li pseudoinstruction can, therefore, be expressed like this:

```
li rd,constant lui rd,%hi(constant)
addi rd,rd,%lo(constant)
```

4.11.2 PC-Relative Addresses

The following can be used for PC-relative addresses:

```
%pcrel_hi(symbol) // becomes: ((symbol-.) + 0x0800) >> 12
401 %pcrel_lo(lab) // becomes: ((symbol-lab) & 0x00000fff)
```

Note the subtlety involved with the lab on %pcrel_lo. It is needed to determine the address of the instruction that contains the corresponding %pcrel_hi. (The label lab MUST be on a line that used a %pcrel_hi() or get an error from the assembler.)

Thus, the la rd, label pseudoinstruction can be expressed like this:

```
xxx: auipc rd,%pcrel_hi(label)
addi rd,rd,%pcrel_lo(xxx) // the xxx tells pcrel_lo where to find the matching pcrel_hi
```

Examples of using the auipc & addi together with %pcrel_hi() and %pcrel_lo():

Referencing the same %pcrel_hi in multiple subsequent uses of %pcrel_lo is legal:

```
label:
               auipc
                        t1, %pcrel_hi(symbol)
1415
                addi
                        t2,t1,%pcrel_lo(label)
                                                   // t2 = symbol
                addi
                        t3,t1,%pcrel_lo(label)
                                                   // t3 = symbol
1417
                        t4, %pcrel_lo(label)(t1)
                                                   // t4 = fetch value from memory at 'symbol'
                lw
1418
                addi
                        t4,t4,123
                                                   // t4 = t4 + 123
1419
                        t4, %pcrel_lo(label)(t1) // store t4 back into memory at 'symbol'
1420
```

4.12 Relaxation

1421

1425

1426

1427

1428

- In the simplest of terms, *Relaxation* refers to the ability of the linker (not the compiler!) to determine if/when the instructions that were generated with the xxx_hi and xxx_lo operators are unneeded (and thus waste execution time and memory) and can therefore be removed.
 - However, doing so is not trivial as it will result in moving things around in memory, possibly changing the values of address labels in the already-assembled program! Therefore, while the motivation for rexation is obvious, the process of implementing it is non-trivial.
 - See: https://github.com/riscv/riscv-elf-psabi-doc/blob/master/riscv-elf.md

Chapter 5

RV32 Machine Instructions

5.1 Conventions and Terminology

When discussing instructions, the following abbreviations/notations are used:

5.1.1 XLEN

1431

1432

1433

1436

XLEN represents the bit-length of an x register in the machine architecture. Possible values are 32, 64 and 128.

$5.1.2 \operatorname{sx}(\operatorname{val})$

- Sign extend val to the left.
- This is used to convert a signed integer value expressed using some number of bits to a larger number of bits by adding more bits to the left. In doing so, the sign will be preserved. In this case *val* represents the least MSBs of the value.
- For more on sign-extension see section 2.3.

5.1.3 zx(val)

- Zero extend *val* to the left.
- This is used to convert an unsigned integer value expressed using some number of bits to a larger number of bits by adding more bits to the left. In doing so, the new bits added will all be set to zero.

 As is the case with sx(val), val represents the LSBs of the final value.
- For more on zero-extension see Figure 2.3.

5.1.4 zr(val)

1448

1449

1451

1452

1453

1454

1455

1456

1457

1458

1460

1461

1462

1464

Zero extend *val* to the right.

Some times a binary value is encoded such that a set of bits represented by *val* are used to represent the MSBs of some longer (more bits) value. In this case it is necessary to append zeros to the right to convert val to the longer value.

Figure 5.1 illustrates converting a 20-bit val to a 32-bit fullword.

19		0
0 1 0 0 0 0 0 0 0	$0 \; 0 \; 0 \; 0 \; 0 \; 0 \; 0 \; 0 \; 0$	1 0
	20 —	
31		0
0 1 0 0 0 0 0 0 0	$0 \; 0 \; 0 \; 0 \; 0 \; 0 \; 0 \; 0 \; 0$	$1 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
	32	

Figure 5.1: Zero-extending an integer to the right from 20 bits to 32 bits.

5.1.5 Sign Extended Left and Zero Extend Right

Some instructions such as the J-type (see section 5.3.2) include immediate operands that are extended in both directions.

Figure 5.2 and Figure 5.3 illustrates zero-extending a 20-bit negative number one bit to the right and sign-extending it 11 bits to the left:




Figure 5.2: Sign-extending a positive 20-bit number 11 bits to the left and one bit to the right.




Figure 5.3: Sign-extending a negative 20-bit number 11 bits to the left and one bit to the right.

$5.1.6 \quad m8(addr)$

The contents of an 8-bit value in memory at address addr.

Given the contents of the memory dump shown in Figure 5.4, m8(0x42) refers to the memory location at address 42₁₆ that currently contains the 8-bit value fc₁₆.

The m_n (addr) notation can be used to refer to memory that is being read or written depending on the context.

When memory is being written, the following notation is used to indicate that the least significant 8 bis of *source* will be is written into memory at the address *addr*:

```
m8(addr) ← source
```

When memory is being read, the following notation is used to indicate that the 8 bit value at the address addr will be read and stored into dest:

```
\mathtt{dest} \leftarrow \mathtt{m8}(\mathtt{addr})
```

1470

1471

1472

1476

1480

1484

1485

Note that *source* and *dest* are typically registers.

```
00000030 2f 20 72 65 61 64 20 61 20 62 69 6e 61 72 79 20 00000040 66 69 fc 65 20 66 69 6c 6c 65 64 20 77 69 74 68 00000050 20 72 76 33 32 49 20 69 6e 73 74 72 75 63 74 69 00000060 6f 6e 73 20 61 6e 64 20 66 65 65 64 20 74 68 65
```

Figure 5.4: Sample memory contents.

$5.1.7 \quad m16(addr)$

The contents of an 16-bit little-endian value in memory at address addr.

Given the contents of the memory dump shown in Figure 5.4, m16(0x42) refers to the memory location at address 42_{16} that currently contains $65fc_{16}$. See also section 5.1.6.

$5.1.8 \quad m32(addr)$

The contents of an 32-bit little-endian value in memory at address addr.

Given the contents of the memory dump shown in Figure 5.4, m32(0x42) refers to the memory location at address 42₁₆ that currently contains 662065fc₁₆. See also section 5.1.6.

$5.1.9 \quad m64(addr)$

The contents of an 64-bit little-endian value in memory at address addr.

Given the contents of the memory dump shown in Figure 5.4, m64(0x42) refers to the memory location at address 42_{16} that currently contains $656c6c69662065fc_{16}$. See also section 5.1.6.

$5.1.10 \quad \text{m}_{128}(\text{addr})$

The contents of an 128-bit little-endian value in memory at address addr.

Given the contents of the memory dump shown in Figure 5.4, m128(0x42) refers to the memory location at address 42₁₆ that currently contains 7220687469772064656c6c69662065fc₁₆. See also section 5.1.6.

1489 5.1.11 .+offset

The address of the current instruction plus a numeric offset.

5.1.12 .-offset

1492

1493

The address of the current instruction minus a numeric offset.

5.1.13 pcrel₋13

An address that is within [-4096..4094] [-0x1000..0x0ffe] of the current instruction location. These addresses are typically expressed in assembly source code by using labels. See section 5.3.6 for examples.

5.1.14 pcrel_21

An address that is within [-1048576..1048574] [-0x100000..0x0ffffe] of the current instruction location. These addresses are typically expressed in assembly source code by using labels. See section 5.3.2 for an example.

5.1.15 pc

The current value of the program counter.

5.1.16 rd

An x-register used to store the result of instruction.

5.1.17 rs1

1505

1507

1509

An x-register value used as a source operand for an instruction.

$5.1.18 ext{ rs}2$

An x-register value used as a source operand for an instruction.

5.1.19 imm

An immediate numeric operand. The word *immediate* refers to the fact that the operand is stored within an instruction.

5.1.20 rsN[h:l]

1512

1513

1514

1515

1516

1517

1518

1519

1520

1521

1522

1523

1524

1525

1526

The value of bits from h through l of x-register rsN. For example: rs1[15:0] refers to the contents of the 16 LSBs of rs1.

5.2 Addressing Modes

immediate, register, base-displacement, pc-relative

→ Fix Me:

Write this section.

5.3 Instruction Encoding Formats

This document concerns itself with the RISC-V instruction formats shown in Figure 5.5.




Figure 5.5: RISC-V instruction formats.

The method/format of the instructions has been designed with an eye on the ease of future manufacture of the machine that will execute them. It is easier to build a machine if it does not have to accommodate many different ways to perform the same task. The result is that a machine can be built with fewer gates, consumes less power, and can run faster than if it were built when a priority is on how a user might prefer to decode the same instructions from a hex dump.

Observe that all instructions have their opcode in bits 0-6 and when they include an rd register it will be specified in bits 7-11, an rs1 register in bits 15-19, an rs2 register in bits 20-24, and so on. This has a seemingly strange impact on the placement of any immediate operands.

When immediate operands are present in an instruction, they are placed in the remaining unused bits. However, they are organized such that the sign bit is *always* in bit 31 and the remaining bits placed so as to minimize the number of places any given bit is located in different instructions.

For example, consider immediate operand bits 12-19. In the U-type format they are in bit positions 12-19. In the J-type format they are also in positions 12-19. In the J-type format immediate operand bits 1-10 are in the same instruction bit positions as they are in the I-type format and immediate operand bits 5-10 are in the same positions as they are in the B-type and S-type formats.

While this is inconvenient for anyone looking at a memory hexdump, it does make sense when considering the impact of this choice on the number of gates needed to implement circuitry to extract the immediate operands.

5.3.1 U Type

1527

1528

1530

1531

1532

1533

1534

1535

1536

1537

1538

1539

1540

1541

1542

1543

1545

1546

1547

1548

1549

1550

The U-Type format is used for instructions that use a 20-bit immediate operand and an rd destination register.

The rd field contains an x register number to be set to a value that depends on the instruction.

If XLEN=32 then the *imm* value will extracted from the instruction and converted as shown in Figure 5.6 to form the *imm_u* value.




Figure 5.6: Decoding a U-type instruction.

Notice that the 20-bits of the imm field are mapped in the same order and in the same relative position that they appear in the instruction when they are used to create the value of the immediate operand. Leaving the imm bits on the left, in the "upper bits" of the imm_u value suggests a rationale for the name of this format.

• lui rd,imm

Set register rd to the imm_u value as shown in Figure 5.6.

For example: lui x23,0x12345 will result in setting register x23 to the value 0x12345000.

auipc rd,imm

- daipo ra, imm

Add the address of the instruction to the imm_u value as shown Figure 5.6 and store the result in register rd.

For example, if the instruction auipc x22,0x10001 is executed from memory address 0x800012f4 then register x22 will be set to 0x900022f4.

If XLEN=64 then the imm_u value in this example will be converted to the same two's complement integer value by extending the sign-bit further to the left.

5.3.2 J Type

1551

1552

1553

1555

1556

1557

1558

1560

1561

1562

1563

1565

1566

1567

1568

1569

1570

1571

1572

1573

1575

The J-type instruction format is used to encode the jal instruction with an immediate value that determines the jump target address. It is similar to the U-type, but the bits in the immediate operand are arranged in a different order.

Note that the imm_j value is an even 21-bit value in the range of [-1048576..1048574] [-0x100000..0x0ffffe] representing a pc-relative offset to the target address.

If XLEN=32 then the *imm* value will extracted from the instruction and converted as shown in Figure 5.7 to form the *imm_j* value.




Figure 5.7: Decoding a J-type instruction.

The J-type format is used by the Jump And Link instruction that calculates the target address by adding imm_j to the current program counter. Since no instruction can be placed at an odd address the 20-bit imm value is zero-extended to the right to represent a 21-bit signed offset capable of expressing a wider range of target addresses than the 20-bit imm value alone.

• jal rd,pcrel_21

Set register rd to the address of the next instruction that would otherwise be executed (the address of the jal instruction + 4) and then jump to the address given by the sum of the pc register and the imm_j value as decoded from the instruction shown in Figure 5.7.

Note that pcrel_21 is expressed in the instruction as a target address or label that is converted to a 21-bit value representing a pc-relative offset to the target address. For example, consider the jal instructions in the following code:

1576 00000010: 000002ef jal x5,0x10 # jump to self (address 0x10) 1577 00000014: 008002ef jal x5,0x1c # jump to address 0x1c 1578 00000018: 00100073 ebreak 1579 0000001c: 00100073 ebreak

The instruction at address 0x10 has a target address of 0x10 and the imm_j is zero because offset from the "current instruction" to the target is zero.

The instruction at address 0x14 has a target address of 0x1c and the imm_j is 0x08 because 0x1c - 0x14 = 0x08.

See also section 5.3.6.

5.3.3 R Type

1580

1581

1583

1584

1585

1587

1588

1589

1590

1591

1592

1593

1594

1598

1599

1600

1601

1602

1603

1604

1605

1606

1607

1608

1609

1610



The R-type instructions are used for operations that set a destination register rd to the result of an arithmetic, logical or shift operation applied to source registers rs1 and rs2.

Note that instruction bit 30 (part of the the funct7 field) is used to select between the add and sub instructions as well as to select between srl and sra.

add rd,rs1,rs2

Set register rd to rs1 + rs2.

Note that the value of funct7 must be zero for this instruction. (The value of funct7 is how the add instruction is differentiated from the sub instruction.)

• and rd,rs1,rs2

Set register rd to the bitwise and of rs1 and rs2.

For example, if x17 = 0x55551111 and x18 = 0xff00ff00 then the instruction and x12,x17,x18 will set x12 to the value 0x55001100.

or rd,rs1,rs2

Set register rd to the bitwise or of rs1 and rs2.

For example, if x17 = 0x55551111 and x18 = 0xff00ff00 then the instruction or x12, x17, x18 will set x12 to the value 0xff55ff11.

• sll rd,rs1,rs2

Shift rs1 left by the number of bits specified in the least significant 5 bits of rs2 and store the result in rd. 1

For example, if x17 = 0x12345678 and x18 = 0x08 then the instruction sll x12,x17,x18 will set x12 to the value 0x34567800.

• slt rd,rs1,rs2

If the signed integer value in rs1 is less than the signed integer value in rs2 then set rd to 1. Otherwise, set rd to 0.

¹ When XLEN is 64 or 128, the shift distance will be given by the least-significant 6 or 7 bits of rs2 respectively. For more information on how shifting works, see section 2.4.

For example, if x17 = 0x12345678 and x18 = 0x0000fffff then the instruction slt x12,x17,x18 will set x12 to the value 0x00000000.

If x17 = 0x82345678 and x18 = 0x0000ffff then the instruction slt x12,x17,x18 will set x12 to the value 0x00000001.

• sltu rd,rs1,rs2

1611

1612

1613

1615

1616

1617

1618

1619

1621

1623

1624

1625

1626

1627

1628

1629

1630 1631

1632

1633

1634

1637

1638

1639

1640

1641

1643

1644

1645

1646

1647

1648

1649

1652

If the unsigned integer value in rs1 is less than the unsigned integer value in rs2 then set rd to 1. Otherwise, set rd to 0.

For example, if x17 = 0x12345678 and x18 = 0x0000fffff then the instruction sltu x12,x17,x18 will set x12 to the value 0x00000000.

If x17 = 0x12345678 and x18 = 0x8000ffff then the instruction sltu x12,x17,x18 will set x12 to the value 0x00000001.

• sra rd,rs1,rs2

Arithmetic-shift rs1 right by the number of bits given in the least-significant 5 bits of the rs2 register and store the result in rd. 1

For example, if x17 = 0x87654321 and x18 = 0x08 then the instruction sra x12, x17, x18 will set x12 to the value 0xff876543.

If x17 = 0x76543210 and x18 = 0x08 then the instruction sra x12, x17, x18 will set x12 to the value 0x00765432.

Note that the value of funct7 must be zero for this instruction. (The value of funct7 is how the sra instruction is differentiated from the srl instruction.)

• srl rd,rs1,rs2

Logic-shift rs1 right by the number of bits given in the least-significant 5 bits of the rs2 register and store the result in rd.¹

For example, if x17 = 0x87654321 and x18 = 0x08 then the instruction srl x12,x17,x18 will set x12 to the value 0x00876543.

If x17 = 0x76543210 and x18 = 0x08 then the instruction srl x12, x17, x18 will set x12 to the value 0x00765432.

Note that the value of funct7 must be 0b0100000 for this instruction. (The value of funct7 is how the srl instruction is differentiated from the sra instruction.)

• sub rd,rs1,rs2

Set register rd to rs1 - rs2.

Note that the value of funct7 must be 0b0100000 for this instruction. (The value of funct7 is how the sub instruction is differentiated from the add instruction.)

• xor rd,rs1,rs2

Set register rd to the bitwise xor of rs1 and rs2.

For example, if x17 = 0x55551111 and x18 = 0xff00ff00 then the instruction xor x12,x17,x18 will set x12 to the value 0xaa55ee11.

5.3.4 I Type

The I-type instruction format is used to encode instructions with a signed 12-bit immediate operand with a range of [-2048..2047], an rd register, and an rs1 register.

If XLEN=32 then the 12-bit *imm* value example will extracted from the instruction and converted as shown in Figure 5.8 to form the imm_i value.




Figure 5.8: Decoding an I-type Instruction.

A special case of the I-type is used for shift-immediate instructions where the imm field is used to represent the number of bit positions to shift as shown in Figure 5.9. In this variation, the least significant five bits of the imm field are extracted to form the <code>shamt_i</code> value.²

Note also that bit 30 (the imm instruction field bit labeled 'b') is used to select between arithmetic and logical shifting.




Figure 5.9: Decoding an I-type Shift Instruction.

• addi rd,rs1,imm Set register rd to rs1 + imm_i.

1653

1654

1655

1656

1657

1658

1659

1660

1661

andi rd,rs1,imm
 Set register rd to the bitwise and of rs1 and imm_i.

²When XLEN is 64 or 128, the shamt_i field will consist of 6 or 7 bits respectively.

Figure 5.10: An Example Memory Dump.

For example, if x17 = 0x55551111 then the instruction and x12,x17,0x0ff will set x12 to the value 0x00000011.

Recall that imm is sign-extended. Therefore if x17 = 0x55551111 then the instruction and x12,x17,0x800 will set x12 to the value 0x55551000.

• jalr rd,imm(rs1)

1662

1663

1664

1666

1667

1668

1669

1670

1671

1672

1673

1674

1676

1677

1678

1679

1680

1681

1684

1685

1687

1688

1689

1690

1691

1692

1693

1694

1695

1696

1697

1698

Set register rd to the address of the next instruction that would otherwise be executed (the address of the jalr instruction + 4) and then jump to an address given by the sum of the rs1 register and the imm_i value as decoded from the instruction shown in Figure 5.8.

Note that the pc register can never refer to an odd address. This instruction will explicitly set the LSB to zero regardless of the value of the value of the calculated target address.

• lb rd,imm(rs1)

Set register rd to the value of the sign-extended byte fetched from the memory address given by the sum of rs1 and imm_i.

For example, given the memory contents shown in Figure 5.10, if register x13 = 0x00002650 then the instruction 1b x12,1(x13) will set x12 to the value 0xffffff80.

• lbu rd,imm(rs1)

Set register rd to the value of the zero-extended byte fetched from the memory address given by the sum of rs1 and imm_i.

For example, given the memory contents shown in Figure 5.10, if register x13 = 0x00002650 then the instruction 1bu x12,1(x13) will set x12 to the value 0x00000080.

lh rd,imm(rs1)

Set register rd to the value of the sign-extended 16-bit little-endian half-word value fetched from the memory address given by the sum of rs1 and imm_i.

For example, given the memory contents shown in Figure 5.10, if register x13 = 0x00002650 then the instruction 1h x12,-2(x13) will set x12 to the value 0x00004307.

If register x13 = 0x00002650 then the instruction lh x12,-8(x13) will set x12 to the value 0xffff87b7.

• lhu rd,imm(rs1)

Set register rd to the value of the zero-extended 16-bit little-endian half-word value fetched from the memory address given by the sum of rs1 and imm_i.

For example, given the memory contents shown in Figure 5.10, if register x13 = 0x00002650 then the instruction 1hu x12,-2(x13) will set x12 to the value 0x00004307.

If register x13 = 0x00002650 then the instruction 1hu x12,-8(x13) will set x12 to the value 0x000087b7.

lw rd,imm(rs1)

Set register rd to the value of the sign-extended 32-bit little-endian word value fetched from the memory address given by the sum of rs1 and imm_i.

For example, given the memory contents shown in Figure 5.10, if register x13 = 0x00002650 then the instruction 1w x12,-4(x13) will set x12 to the value 4307a503.

• ori rd,rs1,imm

1699

1700

1701

1702

1703

1704

1705

1706

1707

1708

1709

1710

1711

1712

1713

1714

1715

1716

1717

1718

1719

1721

1722

1723

1726

1727

1728

1729

1731

1732

1733

1734

1735

1736

1737

1738

1739

1740

1741

Set register rd to the bitwise or of rs1 and imm_i.

For example, if x17 = 0x55551111 then the instruction ori x12,x17,0x0ff will set x12 to the value 0x555511ff.

Recall that imm is sign-extended. Therefore if x17 = 0x55551111 then the instruction ori x12,x17,0x800 will set x12 to the value 0xfffff911.

• slli rd,rs1,imm

Shift rs1 left by the number of bits specified in shamt_i (as shown in Figure 5.9) and store the result in rd.³

For example, if x17 = 0x12345678 then the instruction slli x12,x17,4 will set x12 to the value 0x23456780.

• slti rd,rs1,imm

If the signed integer value in rs1 is less than the signed integer value in imm_i then set rd to 1. Otherwise, set rd to 0.

• sltiu rd,rs1,imm

If the unsigned integer value in rs1 is less than the unsigned integer value in imm_i then set rd to 1. Otherwise, set rd to 0.

Note that imm_i is always created by sign-extending the imm value as shown in Figure 5.8 even though it is then later used as an unsigned integer for the purposes of comparing its magnitude to the unsigned value in rs1. Therefore, this instruction provides a method to compare rs1 to a value in the ranges of [0..0x7ff] and [0xfffff800..0xffffffff].

srai rd,rs1,imm

Arithmetic-shift rs1 right by the number of bits specified in shamt_i (as shown in Figure 5.9) and store the result in rd.³

For example, if x17 = 0x87654321 then the instruction srai x12,x17,4 will set x12 to the value 0xf8765432.

Note that the value of bit 30 must be 1 for this instruction. (The value of bit 30 is how the srai instruction is differentiated from the srli instruction.)

srli rd,rs1,imm

Logic-shift rs1 right by the number of bits specified in shamt_i (as shown in Figure 5.9) and store the result in rd.³

For example, if x17 = 0x87654321 then the instruction srli x12,x17,4 will set x12 to the value 0x08765432.

Note that the value of bit 30 must be 0 for this instruction. (The value of bit 30 is how the srli instruction is differentiated from the srai instruction.)

xori rd,rs1,imm

Set register rd to the bitwise xor of rs1 and imm_i.

For example, if x17 = 0x55551111 then the instruction xori x12,x17,0x0ff will set x12 to the value 0x555511ee.

Recall that imm is sign-extended. Therefore if x17 = 0x55551111 then xori x12,x17,0x800 will set x12 to the value 0xaaaae911.

³ When XLEN is 64 or 128, the shift distance will be given by the least-significant 6 or 7 bits of the imm field respectively. For more information on how shifting works, see section 2.4.

5.3.5 S Type

The S-type instruction format is used to encode instructions with a signed 12-bit immediate operand with a range of [-2048..2047], an rs1 register, and an rs2 register.

If XLEN=32 then the 12-bit *imm* value example will extracted from the instruction and converted as shown Figure 5.11 to form the imm_s value.




Figure 5.11: Decoding an S-type Instruction.

• sb rs2,imm(rs1)

Set the byte of memory at the address given by the sum of rs1 and imm_s to the 8 LSBs of rs2. For example, given the memory contents shown in Figure 5.10, if registers x13 = 0x00002650 and x12 = 0x12345678 then the instruction sb x12,1(x13) will change the memory byte at address 0x00002651 from 0x80 to 0x78 resulting in:

sh rs2,imm(rs1)

Set the 16-bit half-word of memory at the address given by the sum of rs1 and imm_s to the 16 LSBs of rs2.

For example, given the memory contents shown in Figure 5.10, if registers x13 = 0x00002650 and x12 = 0x12345678 then the instruction sh x12,2(x13) will change the memory half-word at address 0x00002652 from 0x0000 to 0x5678 resulting in:

sw rs2,imm(rs1)

Store the 32-bit value in rs2 into the memory at the address given by the sum of rs1 and imm_s. For example, given the memory contents shown in Figure 5.10, if registers x13 = 0x00002650 and x12 = 0x12345678 then the instruction sw x12,0(x13) will change the memory word at address 0x00002650 from 0x00008067 to 0x12345678 resulting in:

5.3.6 B Type

1768

1769

1770

1771

1772

1773

1774

1775

1776

1777

1778

1779

1780

1781

1783

1784

1785

1790

1791

The B-type instruction format is used for branch instructions that require an even immediate value that is used to determine the branch target address as an offset from the current instruction's address.

If XLEN=32 then the 12-bit *imm* value example will extracted from the instruction and converted as shown in Figure 5.12 to form the imm_b value.




Figure 5.12: Decoding a B-type Instruction.

Note that imm_b is expressed in the instruction as a target address that is converted to an even 13-bit value in the range of [-4096..4094] [-0x1000..0x0ffe] representing a pc-relative offset to the target address. For example, consider the branch instructions in the following code:

```
00000000: 00520063
                                    x4, x5, 0x0
                                                  # branches to self (address 0x0)
                            beq
      00000004: 00520463
                                    x4,x5,0xc
                                                  # branches to address 0xc
                            beq
1787
      00000008: fe520ce3
                            beq
                                    x4, x5, 0x0
                                                  # branches to address 0x0
1788
      0000000c: 00100073
                            ebreak
```

The instruction at address 0x0 has a target address of zero and imm_b is zero because the offset from the "current instruction" to the target is zero.⁴

⁴This is in contrast to many other instruction sets with pc-relative addressing modes that express a branch target offset from the "next instruction."

The instruction at address 0x4 has a target address of 0xc and it has an imm_b of 0x08 because 1792 0x4 + 0x08 = 0x0c.1793

The instruction at address 0x8 has a target address of zero and imm_b is 0xfffffff8 (-8) because 1794 0x8 + 0xfffffff8 = 0x0.1795

beq rs1,rs2,pcrel_13

1796

1797

1800

1801

1802

1803

1804

1805

1806

1807

1808

1809

1810

1811

1813

1815

1817

1818

1819

1821

If rs1 is equal to rs2 then add imm_b to the pc register.

rs1,rs2,pcrel_13 bge

If the signed value in rs1 is greater than or equal to the signed value in rs2 then add imm_b to the pc register.

• bgeu rs1,rs2,pcrel_13

If the unsigned value in rs1 is greater than or equal to the unsigned value in rs2 then add imm_b to the pc register.

• blt rs1,rs2,pcrel_13

If the signed value in rs1 is less than the signed value in rs2 then add imm_b to the pc register.

• bltu rs1,rs2,pcrel_13

If the unsigned value in rs1 is less than the unsigned value in rs2 then add imm_b to the pc register.

• bne rs1,rs2,pcrel_13

If rs1 is not equal to rs2 then add imm_b to the pc register.

CPU Registers 5.4

The registers are names x0 through x31 and have aliases suited to their conventional use. The following table describes each register.

Note that the calling calling convention specifies that only some of the registers are to be saved by Fix Me: functions if they alter their contents. The idea being that accessing memory is time-consuming and that by classifying some registers as "temporary" (not saved by any function that alter its contents) it is possible to carefully implement a function with less need to store register values on the stack in order to use them to perform the operations of the function.

Need to add a section that discusses the calling conventions

The lack of grouping the temporary and saved registers is due to the fact that the E extension only has the first 16 registers and some of the instructions in the C extension can only refer to the first 16 registers.

Reg	ABI/Alias	Description	Saved
x0	zero	Hard-wired zero	
x1	ra	Return address	
x2	sp	Stack pointer	yes
х3	gp	Global pointer	
x4	tp	Thread pointer	
x5	t0	Temporary/alternate link register	
x6-7	t1-2	Temporaries	
x8	s0/fp	Saved register/frame pointer	yes
х9	s1	Saved register	yes
x10-11	a0-1	Function arguments/return value	
x12-17	a2-7	Function arguments	
x18-27	s2-11	Saved registers	yes
x28-31	t3-6	Temporaries	

5.5 memory

1822

1823

1824

1825

1826

1827

1828

1829

1830

Note that RISC-V is a little-endian machine.

All instructions must be naturally aligned to their 4-byte boundaries. [1, p. 5]

If a RISC-V processor implements the C (compressed) extension then instructions may be aligned to 2-byte boundaries.[1, p. 68]

Data alignment is not necessary but unaligned data can be inefficient. Accessing unaligned data using any of the load or store instructions can also prevent a memory access from operating atomically. [1, p.19]

Appendix A

1835

1836

1837

1838

1839

1841

1844

1846

1847

1848

1850

1851

1852

1853

Installing a RISC-V Toolchain

All of the software presented in this text was assembled/compiled using the GNU toolchain and 1833 executed using the ryddt simulator on a Linux (Ubuntu 20.04 LTS) operating system.

The installation instructions provided here were last tested on on March 5, 2021.

It is expected that these tools will evolve over time. See the respective documentation web sites for the latest news and options for installing them.

The GNU Toolchain A.1

In order to install custom code in a location that will not cause interference with other applications >> Fix Me: (and allow for easy hacking and cleanup), these will install the toolchain under a private directory: "/projects/riscv/install. At any time you can remove everything and start over by executing the following command:

some Mac and Windows users to write and test proper variations on this section to address those systems. Pull requests, welcome!

rm -rf ~/projects/riscv/install

Be very careful how you type the above rm command. If typed incorrectly, it could irreversibly remove many of your files!

Before building the toolchain, a number of utilities must be present on your system. The following will install those that are needed:

```
sudo apt install autoconf automake autotools-dev curl python3 python-dev libmpc-dev \setminus
           libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf \
    2
1849
           libtool patchutils bc zlib1g-dev libexpat-dev
```

Note that the above apt command is the only operation that should be performed as root. All other commands should be executed as a regular user. This will eliminate the possibility of clobbering system files that should not be touched when tinkering with the toolchain applications.

To download, compile and install the toolchain:

Fix Me:

Discuss the choice of ilp32 as well as what the other variations would do

```
mkdir -p ~/projects/riscv
1
2
  cd ~/projects/riscv
  git clone https://github.com/riscv/riscv-gnu-toolchain
3
  cd riscv-gnu-toolchain
4
  INS_DIR=~/projects/riscv/install/rv32i
5
  ./configure --prefix=$INS_DIR \
6
       --with-multilib-generator="rv32i-ilp32--;rv32imafd-ilp32--;rv32ima-ilp32--"
7
  make
8
```

After building the toolchain, make it available by putting it into your PATH by adding the following to the end of your .bashrc file:

```
export PATH=$PATH:$INS_DIR
```

For this PATH change to take place, start a new terminal or paste the same export command into your existing terminal.

A.2 rvddt

1855

1856 1857

1858

1860

1861

1862

1863

1864

1866

1867 1868

1898

1871

1872

1873

Download and install the rvddt simulator by executing the following commands. Building the rvddt example programs will verify that the GNU toolchain has been built and installed properly.

```
cd ~/projects/riscv
git clone https://github.com/johnwinans/rvddt.git
cd rvddt/src
make world
cd ../examples
make world
```

After building rvddt, make it available by putting it into your PATH by adding the following to the end of your .bashrc file:

```
export PATH=$PATH:~/projects/riscv/rvddt/src
```

For this PATH change to take place, start a new terminal or paste the same export command into your existing terminal.

Test the ryddt build by executing one of the examples:

```
winans@ux410:~/projects/riscv/rvddt/examples$ rvddt -f counter/counter.bin
      sp initialized to top of memory: 0x0000fff0
    2
      Loading 'counter/counter.bin' to 0x0
      This is rvddt.
                       Enter ? for help.
      ddt> ti 0 1000
      00000000: 00300293
                                    x5, x0, 3
                                                   # x5 = 0x00000003 = 0x00000000 + 0x00000003
                           addi
    6
      00000004: 00000313
                           addi
                                    x6, x0, 0
                                                   # x6 = 0x000000000 = 0x000000000 + 0x000000000
      00000008: 00130313
                                    x6, x6, 1
                                                   # x6 = 0x00000001 = 0x00000000 + 0x00000001
                           addi
1874
      0000000c: fe534ee3
                           blt
                                    x6, x5, -4
                                                   \# pc = (0x1 < 0x3) ? 0x8 : 0x10
                                    x6, x6, 1
                                                   \# x6 = 0x00000002 = 0x00000001 + 0x00000001
   10
      00000008: 00130313
                           addi
      0000000c: fe534ee3
                                    x6, x5, -4
                                                   \# pc = (0x2 < 0x3) ? 0x8 : 0x10
                           blt
   11
      00000008: 00130313
                           addi
                                    x6, x6, 1
                                                   # x6 = 0x00000003 = 0x00000002 + 0x00000001
                                                   \# pc = (0x3 < 0x3) ? 0x8 : 0x10
      0000000c: fe534ee3
                                    x6. x5. -4
   13
                           blt.
   14
      00000010: ebreak
   15
      ddt> x
      winans@ux410:~/projects/riscv/rvddt/examples$
```

A.3 qemu

1875

1876

1877

1878

1879

You can download and install the RV32 qemu simulator by executing the following commands.

At the time of this writing (2021-06) I use release v5.0.0. Release v5.2.0 has issues that confuse GDB when printing the registers and v6.0.0 has different CPU types that I have had trouble with when executing privileged instructions.

```
INS_DIR=~/projects/riscv/install/rv32i
cd ~/projects/riscv
git clone git@github.com:qemu/qemu.git
cd qemu
git checkout v5.0.0
6 ./configure --target-list=riscv32-softmmu --prefix=${INS_DIR}
make -j4
make install
```

Appendix B

1883

1884

1885

1886

1887

1888

1889

1890

1891

1892

1893

1894

1895

1896

1897

1898

1899

1900

1901

1902

1903

Floating Point Numbers

B.1 IEEE-754 Floating Point Number Representation

This section provides an overview of the IEEE-754 32-bit binary floating point format.[15]

- Recall that the place values for integer binary numbers are:
 - ... 128 64 32 16 8 4 2 1
- We can extend this to the right in binary similar to the way we do for decimal numbers:
 - ... 128 64 32 16 8 4 2 1 . 1/2 1/4 1/8 1/16 1/32 1/64 1/128 ...

The '.' in a binary number is a binary point, not a decimal point.

- We use scientific notation as in 2.7×10^{-47} to express either small fractions or large numbers when we are not concerned every last digit needed to represent the entire, exact, value of a number.
- The format of a number in scientific notation is $mantissa \times base^{exponent}$
- In binary we have $mantissa \times 2^{exponent}$
- IEEE-754 format requires binary numbers to be normalized to 1.significand \times 2^{exponent} where the significand is the portion of the mantissa that is to the right of the binary-point.
 - The unnormalized binary value of -2.625 is -10.101
 - The normalized value of -2.625 is -1.0101×2^{1}
- We need not store the '1.' part because *all* normalized floating point numbers will start that way. Thus we can save memory when storing normalized values by inserting a '1.' to the left of significand.

$$\bullet \ -((1+\tfrac{1}{4}+\tfrac{1}{16})\times 2^{128-127}) = -((1+\tfrac{1}{4}+\tfrac{1}{16})\times 2^1) = -(2+\tfrac{1}{2}+\tfrac{1}{8}) = -(2+.5+.125) = -2.625$$

• IEEE-754 formats:

1904

1905

1906

1907

1908

1909

1910

1911

1912

1913

1914

1915

1916

1917

1918

1919

1921

1923

1925

1927

1928

1929

1930

1931

1932

1933

1934

1935

1936

1937

1938

	IEEE-754 32-bit	IEEE-754 64-bit
sign	1 bit	1 bit
exponent	8 bits (excess-127)	11 bits (excess-1023)
mantissa	23 bits	52 bits
max exponent	127	1023
min exponent	-126	-1022

- When the exponent is all ones, the significand is all zeros, and the sign is zero, the number represents positive infinity.
- When the exponent is all ones, the significand is all zeros, and the sign is one, the number represents negative infinity.
- Observe that the binary representation of a pair of IEEE-754 numbers (when one or both are positive) can be compared for magnitude by treating them as if they are two's complement signed integers. This is because an IEEE number is stored in *signed magnitude* format and therefore positive floating point values will grow upward and downward in the same fashion as for unsigned integers and that since negative floating point values will have its MSB set, they will 'appear' to be less than a positive floating point value.

When comparing two negative IEEE float values by treating them both as two's complement signed integers, the order will be reversed because IEEE float values with larger (that is, increasingly negative) magnitudes will appear to decrease in value when interpreted as signed integers.

This works this way because excess notation is used in the format of the exponent and why the significand's sign bit is located on the left of the exponent.¹

- Note that zero is a special case number. Recall that a normalized number has an implied 1-bit to the left of the significand... which means that there is no way to represent zero! Zero is represented by an exponent of all-zeros and a significand of all-zeros. This definition allows for a positive and a negative zero if we observe that the sign can be either 1 or 0.
- On the number-line, numbers between zero and the smallest fraction in either direction are in the *underflow* areas.
- On the number line, numbers greater than the mantissa of all-ones and the largest exponent allowed are in the *overflow* areas.
- Note that numbers have a higher resolution on the number line when the exponent is smaller.
- The largest and smallest possible exponent values are reserved to represent things requiring special cases. For example, the infinities, values representing "not a number" (such as the result of dividing by zero), and for a way to represent values that are not normalized. For more information on special cases see [15].

B.1.1 Floating Point Number Accuracy

Due to the finite number of bits used to store the value of a floating point number, it is not possible to represent every one of the infinite values on the real number line. The following C programs illustrate this point.

Fix Me:

Need to add the standard lecture number-line diagram showing where the over/under-flow areas are and why.

¹I know this is true and was done on purpose because Bill Cody, chairman of IEEE committee P754 that designed the IEEE-754 standard, told me so personally circa 1991.

B.1.1.1 Powers Of Two

1939

1940

1941

1978

1979

1980

1981

1983

1984

1985

1987

Just like the integer numbers, the powers of two that have bits to represent them can be represented perfectly... as can their sums (provided that the significand requires no more than 23 bits.)

 $Listing \ B.1: \ {\tt powersoftwo.c}$

Precise Powers of Two

```
1942
        #include <stdio.h>
1943
        #include <stdlib.h>
1944
    2
        #include <unistd.h>
1945
    3
1946
     4
1947
        union floatbin
    5
1948
     6
             unsigned int
     7
                                 i:
1949
             float
1950
                                 f;
1951
    9
        };
1952
        int main()
    10
    11
1953
             union floatbin
1954
    12
             union floatbin
1955
   13
                               у;
1956
   14
             int
                                 i;
1957
    15
             x.f = 1.0;
             while (x.f > 1.0/1024.0)
1958
    16
1959
   17
                  y.f = -x.f;
1960
                  printf("%25.10f = %08x)
                                                   %25.10f = %08x\n", x.f, x.i, y.f, y.i);
1961 19
                  x.f = x.f/2.0;
1962
    20
             }
1963
    21
       }
1965
    22
```

Listing B.2: powersoftwo.out Output from powersoftwo.c

```
1966
       1.00000000000 = 3f800000
                                                    -1.00000000000 = bf800000
1967
       0.50000000000 = 3f000000
                                                    -0.50000000000 = bf000000
    2
1968
       0.25000000000 = 3e800000
1969
    3
                                                    -0.2500000000 = be800000
       0.1250000000 = 3e000000
                                                    -0.12500000000 = be0000000
1970
1971
       0.0625000000 = 3d800000
                                                    -0.0625000000 = bd800000
       0.0312500000 = 3d000000
                                                    -0.0312500000 = bd000000
1972
    6
       0.0156250000 = 3c800000
                                                    -0.0156250000 = bc800000
1973
       0.0078125000 = 3c000000
                                                    -0.0078125000 = bc000000
1974
       0.0039062500 = 3b800000
1975
                                                    -0.0039062500 = bb800000
    9
       0.0019531250 = 3b000000
1879
    10
                                                    -0.0019531250 = bb000000
```

B.1.1.2 Clean Decimal Numbers

When dealing with decimal values, you will find that they don't map simply into binary floating point values.

Note how the decimal numbers are not accurately represented as they get larger. The decimal number on line 10 of Listing B.4 can be perfectly represented in IEEE format. However, a problem arises in the 11Th loop iteration. It is due to the fact that the binary number can not be represented accurately in IEEE format. Its least significant bits were truncated in a best-effort attempt at rounding the value off in order to fit the value into the bits provided. This is an example of low order truncation. Once this happens, the value of x.f is no longer as precise as it could be given more bits in which to save its value.

Listing B.3: cleandecimal.c Print Clean Decimal Numbers

```
1988
        #include <stdio.h>
1989
        #include <stdlib.h>
1990
    2
       #include <unistd.h>
1991
    3
1992
    4
1993
        union floatbin
    5
    6
        {
1994
            unsigned int
                               f;
1996
    8
            float
        };
1997
    9
1998
    10
       int
            main()
1999
    11
            union floatbin
2000
            int
2001
    13
2002
    14
            x.f = 10:
2003
    15
            2004
    16
2005
    17
                 v.f = -x.f;
2006
    18
                                                  %25.10f = %08x\n", x.f, x.i, y.f, y.i);
                 printf("%25.10f = %08x
2007
    19
                 x.f = x.f*10.0;
2008
    20
2009
    21
    22
28<del>1</del>9
```

Listing B.4: cleandecimal.out Output from cleandecimal.c

```
2012
              10.0000000000 = 41200000
                                              -10.00000000000 = c1200000
2013
              100.0000000000 = 42c80000
                                              -100.00000000000 = c2c80000
2014
   2
             1000.0000000000 = 447a0000
                                             -1000.00000000000 = c47a0000
2015
   3
2016
            10000.0000000000 = 461c4000
                                            -10000.00000000000 = c61c4000
           100000.0000000000 = 47c35000
                                           -100000.00000000000 = c7c35000
2017
   5
   6
          1000000.00000000000 = 49742400
                                          -1000000.00000000000000 = c9742400
2018
                                          10000000.00000000000 = 4b189680
2019
         2020
        2021
       10000000000.00000000000000000 = 501502f9
                                       2022
  10
2023
  11
       99999997952.000000000 = 51ba43b7
                                       -99999997952.000000000000000 = d1ba43b7
      2024
  12
      9999999827968.00000000000000 = 551184e7
                                      -9999999827968.00000000000000 = d51184e7
3825
  13
```

B.1.1.3 Accumulation of Error

These rounding errors can be exaggerated when the number we multiply the x.f value by is, itself, something that can not be accurately represented in IEEE form.²

For example, if we multiply our x.f value by $\frac{1}{10}$ each time, we can never be accurate and we start accumulating errors immediately.

Listing B.5: erroraccumulation.c Accumulation of Error

```
2032
        #include <stdio.h>
2033
        #include <stdlib.h>
     2
2034
        #include <unistd.h>
2035
     3
2036
        union floatbin
2037
     5
2038
     6
2039
     7
             unsigned int
                                  i;
2040
     8
             float
                                  f;
```

2027

2028

2029

2030

2031

→ Fix Me:

In a lecture one would show that one tenth is a repeating non-terminating binary number that gets truncated. This discussion should be reproduced here in text form.

²Applications requiring accurate decimal values, such as financial accounting systems, can use a packed-decimal numeric format to avoid unexpected oddities caused by the use of binary numbers.

```
2041
    9
       | };
        int main()
2042
   10
    11
2043
             union floatbin x, y;
2044
    12
                                 i;
             int
2045
   13
2046
             x.f = .1;
2047
    15
             while (x.f \le 2.0)
2048
    16
2049
    17
                  y.f = -x.f;
2050
   18
                  printf("%25.10f = %08x
                                                   %25.10f = %08x\n", x.f, x.i, y.f, y.i);
2051
                  x.f += .1;
2052
    20
2053
    21
       }
    22
2855
```

Listing B.6: erroraccumulation.out Output from erroraccumulation.c

```
0.100000015 = 3dccccd
                                                  -0.1000000015 = bdccccd
2057
       0.2000000030 = 3e4cccd
                                                  -0.2000000030 = be4cccd
2058
    2
       0.300000119 = 3e99999a
2059
                                                  -0.3000000119 = be999999
       0.4000000060 = 3eccccd
                                                  -0.4000000060 = beccccd
2060
      0.5000000000 = 3f000000
                                                  -0.5000000000 = bf000000
2061
       0.6000000238 = 3f19999a
                                                  -0.6000000238 = bf19999a
2062
       0.7000000477 = 3f333334
                                                  -0.7000000477 = bf333334
2063
       0.8000000715 = 3f4cccce
2064
                                                  -0.8000000715 = bf4cccce
       0.9000000954 = 3f666668
                                                  -0.9000000954 = bf666668
2065
2066
      1.0000001192 = 3f800001
                                                  -1.0000001192 = bf800001
       1.1000001431 = 3f8cccce
                                                  -1.1000001431 = bf8cccce
2067
   11
       1.2000001669 = 3f99999b
                                                  -1.2000001669 = bf99999b
2068
   12
       1.3000001907 = 3fa66668
                                                  -1.3000001907 = bfa66668
2069
   13
       1.4000002146 = 3fb33335
                                                  -1.4000002146 = bfb33335
2070
   14
      1.5000002384 = 3fc00002
                                                  -1.5000002384 = bfc00002
2071 15
       1.6000002623 = 3fcccccf
                                                  -1.6000002623 = bfccccf
2072
   16
       1.7000002861 = 3fd9999c
                                                  -1.7000002861 = bfd9999c
2073
       1.8000003099 = 3fe66669
                                                  -1.8000003099 = bfe66669
2074 18
       1.9000003338 = 3ff333336
                                                  -1.9000003338 = bff33336
3875
   19
```

B.1.2 Reducing Error Accumulation

In order to use floating point numbers in a program without causing excessive rounding problems an algorithm can be redesigned such that the accumulation is eliminated. This example is similar to the previous one, but this time we recalculate the desired value from a known-accurate integer value. Some rounding errors remain present, but they can not accumulate.

Listing B.7: errorcompensation.c

Accumulation of Error

2077

2078

2080

```
#include <stdio.h>
2083
        #include <stdlib.h>
        #include <unistd.h>
2085
     3
2086
2087
     5
        union floatbin
        {
2088
     6
             unsigned int
2089
             float
                                 f:
2090
        };
2091
2092 10
        int main()
2093
    11
2094
    12
             union floatbin x, y;
2095
   13
             int
                                 i;
2096
   14
             i = 1;
2097
    15
```

```
while (i <= 20)
2098
   16
2099
   17
                  x.f = i/10.0;
2100
    18
                  y.f = -x.f;
2101
    19
                  printf("%25.10f = %08x
                                                    %25.10f = %08x\n", x.f, x.i, y.f, y.i);
2102
   20
   21
                  i++;
2103
             }
2104
   22
             return(0);
2105
    23
        }
<del>21</del>89
    24
```

Listing B.8: errorcompensation.out Output from erroraccumulation.c

```
2108
       0.100000015 = 3dccccd
                                                  -0.1000000015 = bdccccd
2109
       0.2000000030 = 3e4cccd
                                                  -0.2000000030 = be4cccd
2110
    2
       0.300000119 = 3e99999a
                                                  -0.300000119 = be99999a
2111
    3
                                                  -0.40000000000 = beccccd
       0.4000000060 = 3eccccd
2112
       0.5000000000 = 3f000000
                                                  -0.50000000000 = bf0000000
2113
      0.6000000238 = 3f19999a
                                                 -0.6000000238 = bf19999a
2114
       0.6999999881 = 3f333333
                                                  -0.6999999881 = bf3333333
2115
       0.800000119 = 3f4cccd
                                                  -0.800000119 = bf4cccd
2116
       0.8999999762 = 3f666666
2117
                                                  -0.8999999762 = bf666666
       1.0000000000 = 3f800000
                                                  -1.00000000000 = bf800000
2118 10
2119 11
       1.1000000238 = 3f8cccd
                                                 -1.1000000238 = bf8cccd
       1.2000000477 = 3f99999a
                                                  -1.2000000477 = bf99999a
2120 12
       1.2999999523 = 3fa66666
                                                  -1.2999999523 = bfa66666
2121
   13
       1.3999999762 = 3fb33333
                                                  -1.3999999762 = bfb33333
2122 14
       1.50000000000 = 3fc00000
                                                  -1.50000000000 = bfc00000
2123 15
2124 16
      1.6000000238 = 3fccccd
                                                 -1.6000000238 = bfccccd
       1.7000000477 = 3fd9999a
                                                  -1.7000000477 = bfd9999a
2125 17
2126
       1.7999999523 = 3fe66666
                                                  -1.7999999523 = bfe66666
       1.8999999762 = 3ff33333
                                                  -1.8999999762 = bff33333
2127 19
       2.00000000000 = 40000000
                                                  -2.00000000000 = c00000000
   20
2128
```

Appendix C

The ASCII Character Set

A slightly abridged version of the Linux "ASCII" man(1) page.

C.1 NAME

2132

2133

2134

2135

2136

2137

2138

2140

ascii - ASCII character set encoded in octal, decimal, and hexadecimal

C.2 DESCRIPTION

ASCII is the American Standard Code for Information Interchange. It is a 7-bit code. Many 8-bit codes (e.g., ISO 8859-1) contain ASCII as their lower half. The international counterpart of ASCII is known as ISO 646-IRV.

The following table contains the 128 ASCII characters.

C program '\X' escapes are noted.

2141	Oct	Dec	Hex	Char	Oct	Dec	Hex	Char
2142								
2143	000	0	00	NUL '\0' (null character)	100	64	40	@
2144	001	1	01	SOH (start of heading)	101	65	41	A
2145	002	2	02	STX (start of text)	102	66	42	В
2146	003	3	03	ETX (end of text)	103	67	43	C
2147	004	4	04	EOT (end of transmission)	104	68	44	D
2148	005	5	05	ENQ (enquiry)	105	69	45	E
2149	006	6	06	ACK (acknowledge)	106	70	46	F
2150	007	7	07	BEL '\a' (bell)	107	71	47	G
2151	010	8	80	BS '\b' (backspace)	110	72	48	H
2152	011	9	09	HT '\t' (horizontal tab)	111	73	49	I
2153	012	10	OA	LF '\n' (new line)	112	74	4A	J
2154	013	11	OB	VT '\v' (vertical tab)	113	75	4B	K
2155	014	12	OC	FF '\f' (form feed)	114	76	4C	L
2156	015	13	OD	CR '\r' (carriage ret)	115	77	4D	M

2157	016	14	ΟE	SO	(shift out)	116	78	4E	N	
2158	017	15	OF	SI	(shift in)	117	79	4F	0	
2159	020	16	10		(data link escape)	120	80	50	P	
2160	021	17	11		(device control 1)	121	81	51	Q	
2161	022	18	12		(device control 2)	122	82	52	R	
2162	023	19	13		(device control 3)	123	83	53	S	
2163	024	20	14		(device control 4)	124	84	54	T	
2164	025	21	15		(negative ack.)	125	85	55	Ū	
2165	026	22	16		(synchronous idle)	126	86	56	V	
2166	027	23	17	ETB	(end of trans. blk)	127	87	57	W	
2167	030	24	18		(cancel)	130	88	58	X	
2168	031	25	19	EM	(end of medium)	131	89	59	Y	
2169	032	26	1A	SUB	(substitute)	132	90	5A	Z	
2170	033	27	1B	ESC	(escape)	133	91	5B	[
2171	034	28	1C	FS	(file separator)	134	92	5C		//,
2172	035	29	1D	GS	(group separator)	135	93	5D]	
2173	036	30	1E	RS	(record separator)	136	94	5E	^	
2174	037	31	1F	US	(unit separator)	137	95	5F	-	
2175	040	32	20	SPAC	CE	140	96	60	(
2176	041	33	21	!		141	97	61	a	
2177	042	34	22	"		142	98	62	b	
2178	043	35	23	#		143	99	63	С	
2179	044	36	24	\$		144	100	64	d	
2180	045	37	25	%		145	101	65	е	
2181	046	38	26	&		146	102	66	f	
2182	047	39	27	,		147	103	67	g	
2183	050	40	28	(150	104	68	h	
2184	051	41	29)		151	105	69	i	
2185	052	42	2A	*		152	106	6A	j	
2186	053	43	2B	+		153	107	6B	k	
2187	054	44	2C	,		154	108	6C	1	
2188	055	45	2D	-		155	109	6D	m	
2189	056	46	2E			156	110	6E	n	
2190	057	47	2F	/		157	111	6F	0	
2191	060	48	30	0		160	112	70	p	
2192	061	49	31	1		161	113	71	q	
2193	062	50	32	2		162	114	72	r	
2194	063	51	33	3		163	115	73	s	
2195	064	52	34	4		164	116	74	t	
2196	065	53	35	5		165	117	75	u	
2197	066	54	36	6		166	118	76	v	
2198	067	55	37	7		167	119	77	W	
2199	070	56	38	8		170	120	78	x	
2200	071	57	39	9		171	121	79	У	
2201	072	58	ЗА	:		172	122	7A	z	
2202	073	59	3B	;		173	123	7B	{	
2203	074	60	3C	<		174	124	7C	1	
2204	075	61	3D	=		175	125	7D	}	
2205	076	62	3E	>		176	126	7E	~	
2206	077	63	3F	?		177	127	7F	DEL	

C.2.1 Tables

2207

2208

2209 2210

2211

2212

2214

2215

2216

2218

2219

2220

2221

2222

2223

2224

2225

2226

2227

2228

2229

2230

2231

2232

2233

2234

2237

For convenience, below are more compact tables in hex and decimal.

```
2 3 4 5 6 7
                        30 40 50 60 70 80 90 100 110 120
     0 @ P '
                             (
                                2
                                       F
                                          Ρ
0:
                      0:
                                   <
                                              Z
                                                 А
                                                          Х
1: ! 1 A Q a q
                                3
                                       G
                      1:
                            )
                                          Q
                                              Γ
                                                 е
                                                      0
                                                          У
2: " 2 B R b r
                      2:
                                4
                                   >
                                       Η
                                          R
                                              ١
                            *
                                                 f
                                                      p
                                                          z
                                5
                                   ?
                                              ]
3: # 3 C S c s
                      3:
                            +
                                       Ι
                                          S
                                                          {
                                                 g
                                                      q
4: $ 4 D T d t
                      4:
                                6
                                   @
                                       J
                                          Τ
                                                 h
                                                      r
                                                          1
5: % 5 E U e u
                     5:
                         #
                                7
                                   Α
                                       K
                                          U
                                                 i
                                                          }
                                   В
6: & 6 F V f v
                     6:
                         $
                                8
                                       L
                                          V
                                                 j
                                                      t
7: '7 G W g w
                     7:
                         %
                            /
                                9
                                   С
                                       М
                                          W
                                              a
                                                 k
                                                      u
                                                         DEL
8: (8 H X h x
                     8: &
                           0
                                   D
                                       N
                                          Х
                                                 1
                                :
                                              b
                                                      V
                                   Ε
9: ) 9 I Y i y
                            1
                                ;
                                       0
                                          Y
                                                      W
A: * : J Z j z
B: +; K [ k {
C: , < L \setminus 1 \mid
D: - = M ] m }
E: . > N ^ n ~
F: / ? O _ o DEL
```

C.3 NOTES

C.3.1 History

An ascii manual page appeared in Version 7 of AT&T UNIX.

On older terminals, the underscore code is displayed as a left arrow, called backarrow, the caret is displayed as an up-arrow and the vertical bar has a hole in the middle.

Uppercase and lowercase characters differ by just one bit and the ASCII character 2 differs from the double quote by just one bit, too. That made it much easier to encode characters mechanically or with a non-microcontroller-based electronic keyboard and that pairing was found on old teletypes.

The ASCII standard was published by the United States of America Standards Institute (USASI) in 1968.

C.4 COLOPHON

This page is part of release 4.04 of the Linux man-pages project. A description of the project, information about reporting bugs, and the latest version of this page, can be found at http://www.kernel.org/doc/man-pages/.

Appendix D

Attribution 4.0 International

Creative Commons Corporation ("Creative Commons") is not a law firm and does not provide legal services or legal advice. Distribution of Creative Commons public licenses does not create a lawyer-client or other relationship. Creative Commons makes its licenses and related information available on an "as-is" basis. Creative Commons gives no warranties regarding its licenses, any material licensed under their terms and conditions, or any related information. Creative Commons disclaims all liability for damages resulting from their use to the fullest extent possible.

Using Creative Commons Public Licenses

Creative Commons public licenses provide a standard set of terms and conditions that creators and other rights holders may use to share original works of authorship and other material subject to copyright and certain other rights specified in the public license below. The following considerations are for informational purposes only, are not exhaustive, and do not form part of our licenses.

Considerations for licensors: Our public licenses are intended for use by those authorized to give the public permission to use material in ways otherwise restricted by copyright and certain other rights. Our licenses are irrevocable. Licensors should read and understand the terms and conditions of the license they choose before applying it. Licensors should also secure all rights necessary before applying our licenses so that the public can reuse the material as expected. Licensors should clearly mark any material not subject to the license. This includes other CC-licensed material, or material used under an exception or limitation to copyright. More considerations for licensors: http://wiki.creativecommons.org/Considerations_for_licensors

Considerations for the public: By using one of our public licenses, a licensor grants the public permission to use the licensed material under specified terms and conditions. If the licensor's permission is not necessary for any reason-for example, because of any applicable exception or limitation to copyright-then that use is not regulated by the license. Our licenses grant only permissions under copyright and certain other rights that a licensor has authority to grant. Use of the licensed material may still be restricted for other reasons, including because others have copyright or other rights in the material. A licensor may make special requests, such as asking that all changes be marked or described. Although not required by our licenses, you are encouraged to respect those requests where reasonable. More considerations for the public: http://wiki.creativecommons.org/Considerations_for_licensees

Creative Commons Attribution 4.0 International Public License

By exercising the Licensed Rights (defined below), You accept and agree to be bound by the terms and conditions of this Creative Commons Attribution 4.0 International Public License ("Public License"). To the extent this Public License may be interpreted as a contract, You are granted the Licensed Rights in consideration of Your acceptance of these terms and conditions, and the Licensor grants You such rights in consideration of benefits the Licensor receives from making the Licensed Material available under these terms and conditions.

Section 1. Definitions

- a. Adapted Material means material subject to Copyright and Similar Rights that is derived from or based upon the Licensed Material and in which the Licensed Material is translated, altered, arranged, transformed, or otherwise modified in a manner requiring permission under the Copyright and Similar Rights held by the Licensor. For purposes of this Public License, where the Licensed Material is a musical work, performance, or sound recording, Adapted Material is always produced where the Licensed Material is synched in timed relation with a moving image.
- b. Adapter's License means the license You apply to Your Copyright and Similar Rights in Your contributions to Adapted

Material in accordance with the terms and conditions of this Public License.

- c. Copyright and Similar Rights means copyright and/or similar rights closely related to copyright including, without limitation, performance, broadcast, sound recording, and Sui Generis Database Rights, without regard to how the rights are labeled or categorized. For purposes of this Public License, the rights specified in Section 2(b)(1)-(2) are not Copyright and Similar Rights.
- d. Effective Technological Measures means those measures that, in the absence of proper authority, may not be circumvented under laws fulfilling obligations under Article 11 of the WIPO Copyright Treaty adopted on December 20, 1996, and/or similar international agreements.
- e. Exceptions and Limitations means fair use, fair dealing, and/or any other exception or limitation to Copyright and Similar Rights that applies to Your use of the Licensed Material.
- f. Licensed Material means the artistic or literary work, database, or other material to which the Licensor applied this Public License.
- g. Licensed Rights means the rights granted to You subject to the terms and conditions of this Public License, which are limited to all Copyright and Similar Rights that apply to Your use of the Licensed Material and that the Licensor has authority to license.
- h. Licensor means the individual(s) or entity(ies) granting rights under this Public License.
- i. Share means to provide material to the public by any means or process that requires permission under the Licensed Rights, such as reproduction, public display, public performance, distribution, dissemination, communication, or importation, and to make material available to the public including in ways that members of the public may access the material from a place and at a time individually chosen by them.
- j. Sui Generis Database Rights means rights other than copyright resulting from Directive 96/9/EC of the European Parliament and of the Council of 11 March 1996 on the legal protection of databases, as amended and/or succeeded, as well as other essentially equivalent rights anywhere in the world.
- k. You means the individual or entity exercising the Licensed Rights under this Public License. Your has a corresponding meaning.

Section 2. Scope

a. License grant.

2281

2283

2284

2285

2286

2287

2288

2289

2291

2292

2293 2294

2295

2296

2297

2298 2299

2300

2302

2303

2305

2306

2307

2308 2309

2310

2311 2312

2313

2314

2315

2316 2317

2318

2319

2320

2321

2322

2323

2324 2325

2326

2327

2328

2330

2331

2332

2334

2335

2336

2337

2338 2339

- 1. Subject to the terms and conditions of this Public License, the Licensor hereby grants You a worldwide, royalty-free, non-sublicensable, non-exclusive, irrevocable license to exercise the Licensed Rights in the Licensed Material to:
 - a. reproduce and Share the Licensed Material, in whole or in part; and
 - b. produce, reproduce, and Share Adapted Material.
- 2. Exceptions and Limitations. For the avoidance of doubt, where Exceptions and Limitations apply to Your use, this Public License does not apply, and You do not need to comply with its terms and conditions.
- 3. Term. The term of this Public License is specified in Section 6(a).
- 4. Media and formats; technical modifications allowed. The Licensor authorizes You to exercise the Licensed Rights in all media and formats whether now known or hereafter created, and to make technical modifications necessary to do so. The Licensor waives and/or agrees not to assert any right or authority to forbid You from making technical modifications necessary to exercise the Licensed Rights, including technical modifications necessary to circumvent Effective Technological Measures. For purposes of this Public License, simply making modifications authorized by this Section 2(a) (4) never produces Adapted Material.
- 5. Downstream recipients.
 - a. Offer from the Licensor Licensed Material. Every recipient of the Licensed Material automatically receives an offer from the Licensor to exercise the Licensed Rights under the terms and conditions of this Public License
 - b. No downstream restrictions. You may not offer or impose any additional or different terms or conditions on, or apply any Effective Technological Measures to, the Licensed Material if doing so restricts exercise of the Licensed Rights by any recipient of the Licensed Material.
- 6. No endorsement. Nothing in this Public License constitutes or may be construed as permission to assert or imply that You are, or that Your use of the Licensed Material is, connected with, or sponsored, endorsed, or granted official status by, the Licensor or others designated to receive attribution as provided in Section 3(a)(1)(A)(i).
- b. Other rights.
 - Moral rights, such as the right of integrity, are not licensed under this Public License, nor are publicity, privacy, and/or other similar personality rights; however, to the extent possible, the Licensor waives and/or agrees not to assert any such rights held by the Licensor to the limited extent necessary to allow You to exercise the Licensed Rights, but not otherwise.
 - 2. Patent and trademark rights are not licensed under this Public License.
 - 3. To the extent possible, the Licensor waives any right to collect royalties from You for the exercise of the Licensed Rights, whether directly or through a collecting society under any voluntary or waivable statutory or compulsory licensing scheme. In all other cases the Licensor expressly reserves any right to collect such royalties.

Section 3. License Conditions

Your exercise of the Licensed Rights is expressly made subject to the following conditions.

a. Attribution

2341

2342

2344

2347

2349

2350

2352

2355

2357

2358 2359

2362

2363

2364

2368

2370

2371

2372

2373

2374

2375 2376

2377

2378

2379

2380

2381

2382

2383

2384

2385

2386

2387

2388 2389

2390

- 1. If You Share the Licensed Material (including in modified form), You must:
 - a. retain the following if it is supplied by the Licensor with the Licensed Material:
 - identification of the creator(s) of the Licensed Material and any others designated to receive attribution, in any reasonable manner requested by the Licensor (including by pseudonym if designated);
 - ii. a copyright notice;
 - iii. a notice that refers to this Public License:
 - iv. a notice that refers to the disclaimer of warranties;
 - v. a URI or hyperlink to the Licensed Material to the extent reasonably practicable;
 - b. indicate if You modified the Licensed Material and retain an indication of any previous modifications; and
 - c. indicate the Licensed Material is licensed under this Public License, and include the text of, or the URI or hyperlink to, this Public License.
- 2. You may satisfy the conditions in Section 3(a)(1) in any reasonable manner based on the medium, means, and context in which You Share the Licensed Material. For example, it may be reasonable to satisfy the conditions by providing a URI or hyperlink to a resource that includes the required information.
- 3. If requested by the Licensor, You must remove any of the information required by Section 3(a)(1)(A) to the extent reasonably practicable.
- 4. If You Share Adapted Material You produce, the Adapter's License You apply must not prevent recipients of the Adapted Material from complying with this Public License.

Section 4. Sui Generis Database Rights

Where the Licensed Rights include Sui Generis Database Rights that apply to Your use of the Licensed Material:

- a. for the avoidance of doubt, Section 2(a)(1) grants You the right to extract, reuse, reproduce, and Share all or a substantial
 portion of the contents of the database;
- b. if You include all or a substantial portion of the database contents in a database in which You have Sui Generis Database Rights, then the database in which You have Sui Generis Database Rights (but not its individual contents) is Adapted Material; and
- c. You must comply with the conditions in Section 3(a) if You Share all or a substantial portion of the contents of the

For the avoidance of doubt, this Section 4 supplements and does not replace Your obligations under this Public License where the Licensed Rights include other Copyright and Similar Rights.

Section 5. Disclaimer of Warranties and Limitation of Liability

- a. UNLESS OTHERWISE SEPARATELY UNDERTAKEN BY THE LICENSOR, TO THE EXTENT POSSIBLE, THE LICENSOR OFFERS THE LICENSED MATERIAL AS-IS AND AS-AVAILABLE, AND MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND CONCERNING THE LICENSED MATERIAL, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHER. THIS INCLUDES, WITHOUT LIMITATION, WARRANTIES OF TITLE, MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, NON-INFRINGEMENT, ABSENCE OF LATENT OR OTHER DEFECTS, ACCURACY, OR THE PRESENCE OR ABSENCE OF ERRORS, WHETHER OR NOT KNOWN OR DISCOVERABLE. WHERE DISCLAIMERS OF WARRANTIES ARE NOT ALLOWED IN FULL OR IN PART, THIS DISCLAIMER MAY NOT APPLY TO YOU.
- b. TO THE EXTENT POSSIBLE, IN NO EVENT WILL THE LICENSOR BE LIABLE TO YOU ON ANY LEGAL THEORY (INCLUDING, WITHOUT LIMITATION, NEGLIGENCE) OR OTHERWISE FOR ANY DIRECT, SPECIAL, INDIRECT, INCIDENTAL, CONSEQUENTIAL, PUNITIVE, EXEMPLARY, OR OTHER LOSSES, COSTS, EXPENSES, OR DAMAGES ARISING OUT OF THIS PUBLIC LICENSE OR USE OF THE LICENSED MATERIAL, EVEN IF THE LICENSOR HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH LOSSES, COSTS, EXPENSES, OR DAMAGES. WHERE A LIMITATION OF LIABILITY IS NOT ALLOWED IN FULL OR IN PART, THIS LIMITATION MAY NOT APPLY TO YOU.
- c. The disclaimer of warranties and limitation of liability provided above shall be interpreted in a manner that, to the extent possible, most closely approximates an absolute disclaimer and waiver of all liability.

Section 6. Term and Termination

- a. This Public License applies for the term of the Copyright and Similar Rights licensed here. However, if You fail to comply with this Public License, then Your rights under this Public License terminate automatically.
- b. Where Your right to use the Licensed Material has terminated under Section 6(a), it reinstates:
 - 1. automatically as of the date the violation is cured, provided it is cured within 30 days of Your discovery of the violation; or
 - 2. upon express reinstatement by the Licensor.

For the avoidance of doubt, this Section 6(b) does not affect any right the Licensor may have to seek remedies for Your violations of this Public License.

- c. For the avoidance of doubt, the Licensor may also offer the Licensed Material under separate terms or conditions or stop distributing the Licensed Material at any time; however, doing so will not terminate this Public License.
- d. Sections 1, 5, 6, 7, and 8 survive termination of this Public License.

Section 7. Other Terms and Conditions

- a. The Licensor shall not be bound by any additional or different terms or conditions communicated by You unless expressly agreed.
- b. Any arrangements, understandings, or agreements regarding the Licensed Material not stated herein are separate from and independent of the terms and conditions of this Public License.

Section 8. Interpretation

- a. For the avoidance of doubt, this Public License does not, and shall not be interpreted to, reduce, limit, restrict, or impose conditions on any use of the Licensed Material that could lawfully be made without permission under this Public License.
- b. To the extent possible, if any provision of this Public License is deemed unenforceable, it shall be automatically reformed to the minimum extent necessary to make it enforceable. If the provision cannot be reformed, it shall be severed from this Public License without affecting the enforceability of the remaining terms and conditions.
- c. No term or condition of this Public License will be waived and no failure to comply consented to unless expressly agreed to by the Licensor.
- d. Nothing in this Public License constitutes or may be interpreted as a limitation upon, or waiver of, any privileges and immunities that apply to the Licensor or You, including from the legal processes of any jurisdiction or authority.

Creative Commons is not a party to its public licenses. Notwithstanding, Creative Commons may elect to apply one of its public licenses to material it publishes and in those instances will be considered the Licensor. The text of the Creative Commons public licenses is dedicated to the public domain under the CCO Public Domain Dedication. Except for the limited purpose of indicating that material is shared under a Creative Commons public license or as otherwise permitted by the Creative Commons policies published at http://creativecommons.org/policies, Creative Commons does not authorize the use of the trademark "Creative Commons" or any other trademark or logo of Creative Commons without its prior written consent including, without limitation, in connection with any unauthorized modifications to any of its public licenses or any other arrangements, understandings, or agreements concerning use of licensed material. For the avoidance of doubt, this paragraph does not form part of the public licenses.

Creative Commons may be contacted at http://creativecommons.org.

Bibliography

2436

2437

2438

2439

2440

2441 2442

2443

2444

2445

2446 2447

2451

2454

2458

- [1] RISC-V Foundation, The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document 2431 Version 2.2, 5 2017. Editors Andrew Waterman and Krste Asanović. iv, 3, 4, 16, 25, 27, 32, 59. 2432 82
- [2] D. Patterson and A. Waterman, The RISC-V Reader: An Open Architecture Atlas. Strawberry 2434 Canyon, 11 2017. ISBN: 978-0999249116. iv 2435
 - [3] D. Patterson and J. Hennessy, Computer Organization and Design RISC-V Edition: The Hardware Software Interface. Morgan Kaufmann, 4 2017. ISBN: 978-0128122754. iv, 27
 - [4] W. F. Decker, "A modern approach to teaching computer organization and assembly language programming," SIGCSE Bull., vol. 17, pp. 38-44, 12 1985. iv
 - [5] Texas Instruments, SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191, SN74LS190, SN74LS191 Synchronous Up/Down Counters With Down/Up Mode Control, 3 1988.
 - [6] Texas Instruments, SN54154, SN74154 4-line to 16-line Decoders/Demultiplexers, 12 1972. iv
 - [7] Intel, MCS-85 User's Manual, 9 1978. iv
 - [8] Radio Shack, TRS-80 Editor/Assembler Operation and Reference Manual, 1978. iv
 - [9] Motorola, MC68000 16-bit Microprocessor User's Manual, 2nd ed., 1 1980. MC68000UM(AD2).
- [10] R. A. Overbeek and W. E. Singletary, Assembler Language With ASSIST. Science Research 2448 Associates, Inc., 2nd ed., 1983. iv 2449
 - [11] IBM, IBM System/370 Principals of Operation, 7th ed., 3 1980. iv
 - [12] IBM, OS/VS-DOS/VSE-VM/370 Assembler Language, 6th ed., 3 1979. iv
- [13] "Definition of subtrahend." www.mathsisfun.com/definitions/subtrahend.html. Accessed: 2018-06-02. 17 2453
- [14] D. Cohen, "IEN 137, On Holy Wars and a Plea for Peace," Apr. 1980. This note discusses the Big-Endian/Little-Endian byte/bit-order controversy, but did not settle it. A decade later, David 2455 V. James in "Multiplexed Buses: The Endian Wars Continue", IEEE Micro, 10(3), 9–21 (1990) 2456 continued the discussion. 22
 - [15] "Ieee standard for floating-point arithmetic," IEEE Std 754-2019 (Revision of IEEE 754-2008), pp. 1-84, 2019. **63**, 64
 - [16] RISC-V Foundation, The RISC-V Instruction Set Manual, Volume II: Privileged Architecture, Document Version 1.10, 5 2017. Editors Andrew Waterman and Krste Asanović.

- ²⁴⁶² [17] P. Dabbelt, S. O'Rear, K. Cheng, A. Waterman, M. Clark, A. Bradbury, D. Horner, M. Nordlund, and K. Merker, *RISC-V ELF psABI specification*, 2017.
 - [18] R. M. Stallman and the GCC Developer Community, *Using the GNU Compiler Collection (For GCC version 7.3.0)*. Free Software Foundation, 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA: GNU Press, 2017.
 - [19] National Semiconductor Coprporation, Series 32000 Databook, 1986.

2468

2464

2465

2466

Glossary

```
address A numeric value used to uniquely identify each byte of main memory. 2, 77
2470
       alignment Refers to a range of numeric values that begin at a multiple of some number. Primarily
2471
             used when referring to a memory address. For example an alignment of two refers to one or
2472
             more addresses starting at even address and continuing onto subsequent adjacent, increasing
2473
             memory addresses. 26, 77
2474
       ASCII American Standard Code for Information Interchange. See Appendix C. 21, 77
2475
       big-endian A number format where the most significant values are printed to the left of the lesser
2476
             significant values. This is the method that everyone uses to write decimal numbers every day.
2477
             23, 30, 31, 77, 79
2478
       binary Something that has two parts or states. In computing these two states are represented by
2479
             the numbers one and zero or by the conditions true and false and can be stored in one bit. 1, 3,
2480
             77, 78, 79
       bit One binary digit. 3, 6, 10, 77, 78, 79
2482
       byte A binary value represented by 8 bits. 2, 6, 77, 78, 79
2483
       CPU Central Processing Unit. 1, 2, 77
2484
       doubleword A binary value represented by 64 bits. 77
2485
       exception An error encountered by the CPU while executing an instruction that can not be com-
2486
             pleted. 27, 77
2487
       fullword A binary value represented by 32 bits. 6, 77
2488
       halfword A binary value represented by 16 bits. 6, 22, 77
2489
       hart Hardware Thread. 3, 77
2490
       hexadecimal A base-16 numbering system whose digits are 0123456789abcdef. The hex digits (hits)
2491
             are not case-sensitive. 30, 31, 77, 78
2492
       high order bits Some number of MSBs. 77
2493
       hit One hexadecimal digit. 10, 12, 77, 78, 79
2494
       ISA Instruction Set Architecture. 3, 4, 77
2495
```

LaTeX Is a mark up language specially suited for scientific documents. 77

```
little-endian A number format where the least significant values are printed to the left of the more
2497
             significant values. This is the opposite ordering that everyone learns in grade school when
2498
             learning how to count. For example, the big-endian number written as "1234" would be written
             in little endian form as "4321". 24, 77
2500
       low order bits Some number of LSBs. 77
2501
       LSB Least Significant Bit. 10, 12, 22, 44, 48, 54, 56, 77, 79
2502
       machine language The instructions that are executed by a CPU that are expressed in the form of
2503
             binary values. 1, 77
       mnemonic A method used to remember something. In the case of assembly language, each machine
2505
             instruction is given a name so the programmer need not memorize the binary values of each
             machine instruction. 1, 77
2507
       MSB Most Significant Bit. 10, 12, 13, 19, 20, 22, 44, 45, 77, 78
2508
       nybble Half of a byte is a nybble (sometimes spelled nibble.) Another word for hit. 10, 77
2509
       overflow The situation where the result of an addition or subtraction operation is approaching pos-
2510
             itive or negative infinity and exceeds the number of bits allotted to contain the result. This is
2511
             typically caused by high-order truncation. 64, 77
2512
       place value the numerical value that a digit has as a result of its position within a number. For
2513
2514
             example, the digit 2 in the decimal number 123 is in the ten's place and its place value is 20. 9,
             10, 11, 23, 24, 77
2515
       program A ordered list of one or more instructions. 1, 77
2516
       quadword A binary value represented by 128 bits. 77
2517
       RAM Random Access Memory. 2, 77
2518
       register A unit of storage inside a CPU with the capacity of XLEN bits. 2, 77, 79
2519
       ROM Read Only Memory. 2, 77
       RV32 Short for RISC-V 32. The number 32 refers to the XLEN. 77
2521
       RV64 Short for RISC-V 64. The number 64 refers to the XLEN. 77
       rvddt A RV32I simulator and debugging tool inspired by the simplicity of the Dynamic Debugging
2523
             Tool (ddt) that was part of the CP/M operating system. 21, 29, 77
2524
       thread An stream of instructions. When plural, it is used to refer to the ability of a CPU to execute
2525
             multiple instruction streams at the same time. 3, 77
2526
       underflow The situation where the result of an addition or subtraction operation is approaching
2527
             zero and exceeds the number of bits allotted to contain the result. This is typically caused by
             low-order truncation. 64, 77
2529
       XLEN The number of bits a RISC-V x integer register (such as x0). For RV32 XLEN=32, RV64
2530
             XLEN=64 and so on. 49, 50, 52, 56, 57, 77, 79
2531
```

Index

```
signed, 17
                                                            2571
2532
         ALU, 3
                                                                          unsigned, 16
2533
                                                            2572
         ASCII, 26, 69
2534
                                                                     \mathbf{R}
         ASCIIZ, 26
                                                            2573
2535
                                                                     register, 2, 3
                                                            2574
        В
                                                                     RV32, 44
2536
                                                            2575
         big-endian, 23
                                                                     RV32A, 4
2537
                                                            2576
                                                                     RV32C, 4
                                                            2577
2538
                                                                     RV32D, 4
                                                            2578
        carry, 15
2539
                                                                     RV32F, 4
                                                            2579
         CPU, 2
                                                                     RV32G, 4
                                                                     RV32I, 4
                                                            2581
2541
                                                                     RV32M, 4
                                                            2582
        Full Adder, 13
2542
                                                                     RV32Q, 4
                                                            2583
                                                                     rvddt, 29
         \mathbf{H}
2543
        hart, 3
2544
                                                                     \mathbf{S}
                                                            2585
                                                                     shamt_i, 53
                                                            2586
        Ι
2545
                                                                     sign extension, 19
                                                            2587
        imm_b, 57
        imm_i, 53
2547
                                                            2588
        imm_j, 50
                                                                     truncation, 15, 18
                                                            2589
        imm_s, 56
2549
        imm_u, 49
2550
         Instruction
2551
              addi, 33
2552
              ebreak, 32
2553
              mv, 35
2554
              nop, 33
2555
         instruction cycle, 4
2556
         instruction decode, 5
2557
        instruction execute, 5
2558
        instruction fetch, 5
2559
        ISA, 4
2560
2561
        Least significant bit, 10
2562
         little-endian, 24
2563
        LSB, see Least significant bit
2564
2565
         Most significant bit, 10
2566
         MSB, see Most significant bit
2567
2568
         objdump, 34
         overflow, 15
2570
```

Usa	age Template	Type	Description	Detailed Description
add	rd, rs1, rs2	R	Add	$rd \leftarrow rs1 + rs2$, $pc \leftarrow pc+4$
addi	rd, rs1, imm	I	Add Immediate	$rd \leftarrow rs1 + imm_i, pc \leftarrow pc+4$
and	rd, rs1, rs2	R	And	$rd \leftarrow rs1 \land rs2, pc \leftarrow pc+4$
andi	rd, rs1, imm	I	And Immediate	$rd \leftarrow rs1 \land imm_i, pc \leftarrow pc+4$
auipc	rd, imm	U	Add Upper Immediate to PC	$rd \leftarrow pc + imm_u, pc \leftarrow pc+4$
beq	rs1, rs2, pcrel_13	В	Branch Equal	pc ← pc + ((rs1==rs2) ? imm_b : 4)
bge	rs1, rs2, pcrel_13	В	Branch Greater or Equal	pc ← pc + ((rs1>=rs2) ? imm_b : 4)
bgeu	rs1, rs2, pcrel_13	В	Branch Greater or Equal Unsigned	pc ← pc + ((rs1>=rs2) ? imm_b : 4)
blt	rs1, rs2, pcrel_13	В	Branch Less Than	pc ← pc + ((rs1 <rs2) 4)<="" :="" ?="" imm_b="" td=""></rs2)>
bltu	rs1, rs2, pcrel_13	В	Branch Less Than Unsigned	pc ← pc + ((rs1 <rs2) 4)<="" :="" ?="" imm_b="" td=""></rs2)>
bne	rs1, rs2, pcrel_13	В	Branch Not Equal	pc ← pc + ((rs1!=rs2) ? imm_b : 4)
csrrw	rd, csr, rs1	I	Atomic Read/Write	$rd \leftarrow csr, csr \leftarrow rs1, pc \leftarrow pc+4$
csrrs	rd, csr, rs1	I	Atomic Read and Set	$rd \leftarrow csr, csr \leftarrow csr \lor rs1, pc \leftarrow pc+4$
csrrc	rd, csr, rs1	I	Atomic Read and Clear	$rd \leftarrow csr, csr \leftarrow csr \land \sim rs1, pc \leftarrow pc+4$
csrrwi	rd, csr, zimm	I	Atomic Read/Write Immediate	$rd \leftarrow csr, csr \leftarrow zimm, pc \leftarrow pc+4$
csrrsi	rd, csr, zimm	I	Atomic Read and Set Immediate	$rd \leftarrow csr, csr \leftarrow csr \lor zimm, pc \leftarrow pc+4$
csrrci	rd, csr, zimm	I	Atomic Read and Clear Immediate	$rd \leftarrow csr, csr \leftarrow csr \land \sim zimm, pc \leftarrow pc+4$
ecall	14, 651, 2111111	I	Environment Call	Transfer Control to Debugger
ebreak		I	Environment Break	Transfer Control to Operating System
jal	rd, pcrel_21	J	Jump And Link	rd ← pc+4, pc ← pc+imm_j
jalr	rd, imm(rs1)	I	Jump And Link Register	$rd \leftarrow pc+4, pc \leftarrow (rs1+imm_i) \& \sim 1$
lb	rd, imm(rs1)	I	Load Byte	$rd \leftarrow sx(m8(rs1+imm_i)), pc \leftarrow pc+4$
lbu	rd, imm(rs1)	I	Load Byte Unsigned	$rd \leftarrow xx(m8(rs1+imm_i)), pc \leftarrow pc+4$
lh	rd, imm(rs1)	I	Load Halfword	$rd \leftarrow sx(m16(rs1+imm_i)), pc \leftarrow pc+4$
lhu	rd, imm(rs1)	I	Load Halfword Unsigned	$rd \leftarrow xx(m16(rs1+imm_i)), pc \leftarrow pc+4$
lui	rd, imm(131)	U	Load Upper Immediate	$rd \leftarrow imm_u, pc \leftarrow pc+4$
lw	rd, imm(rs1)	I	Load Word	$rd \leftarrow rd$ $rd \leftarrow sx(m32(rs1+imm_i)), pc \leftarrow pc+4$
or	rd, rs1, rs2	R	Or	$rd \leftarrow rs1 \lor rs2, pc \leftarrow pc+4$
ori	rd, rs1, imm	I	Or Immediate	$rd \leftarrow rs1 \lor rs2$, $pc \leftarrow pc-4$
sb	rs2, imm(rs1)	S	Store Byte	$m8(rs1+imm_s) \leftarrow rs2[7:0], pc \leftarrow pc+4$
sh	rs2, imm(rs1)	S	Store Halfword	$ \frac{\text{mo(Is1+imm.s)} \leftarrow \text{Is2[7.0], pc} \leftarrow \text{pc+4} }{\text{m16(rs1+imm.s)} \leftarrow \text{rs2[15:0], pc} \leftarrow \text{pc+4} } $
sll	rd, rs1, rs2	R	Shift Left Logical	$rd \leftarrow rs1 << (rs2\%XLEN), pc \leftarrow pc+4$
slli	rd, rs1, shamt	I	Shift Left Logical Immediate	$rd \leftarrow rs1 << \frac{rs}{shamt}$, $pc \leftarrow pc+4$
slt	rd, rs1, rs2	R	Set Less Than	$rd \leftarrow rs1 < shall r, pc \leftarrow pc+4$ $rd \leftarrow (rs1 < rs2) ? 1 : 0, pc \leftarrow pc+4$
slti	rd, rs1, imm	I	Set Less Than Immediate	$rd \leftarrow (rs1 < rs2) : 1 : 0, pc \leftarrow pc+4$ $rd \leftarrow (rs1 < imm_i) ? 1 : 0, pc \leftarrow pc+4$
	rd, rs1, imm	I	Set Less Than Immediate Unsigned	$rd \leftarrow (rs1 < rm_i) : 1 : 0, pc \leftarrow pc+4$ $rd \leftarrow (rs1 < rm_i) : 1 : 0, pc \leftarrow pc+4$
sltiu	rd, rs1, mm rd, rs1, rs2	R	Set Less Than Immediate Unsigned Set Less Than Unsigned	$rd \leftarrow (rs1 < rs1) ? 1 : 0, pc \leftarrow pc+4$ $rd \leftarrow (rs1 < rs2) ? 1 : 0, pc \leftarrow pc+4$
sltu	· · ·	R	Shift Right Arithmetic	
sra	rd, rs1, rs2		Shift Right Arithmetic Immediate	$rd \leftarrow rs1 \gg (rs2\%XLEN), pc \leftarrow pc+4$
srai	rd, rs1, shamt	I	Shift Right Logical	$rd \leftarrow rs1 \gg shamt_i, pc \leftarrow pc+4$
srl	rd, rs1, rs2	R		rd ← rs1 >> (rs2%XLEN), pc ← pc+4
srli	rd, rs1, shamt	I	Shift Right Logical Immediate	rd ← rs1 >> shamt_i, pc ← pc+4
sub	rd, rs1, rs2	R	Subtract	$rd \leftarrow rs1 - rs2, pc \leftarrow pc+4$
SW	rs2, imm(rs1)	S	Store Word	$m32(rs1+imm_s) \leftarrow rs2[31:0], pc \leftarrow pc+4$
xor	rd, rs1, rs2	R	Exclusive Or	$rd \leftarrow rs1 \oplus rs2$, $pc \leftarrow pc+4$
xori	rd, rs1, imm	I	Exclusive Or Immediate	rd \leftarrow rs1 \oplus imm_i, pc \leftarrow pc+4

RV32I Base Instruction Set Encoding $[1,\,p.~104]$

31 25			14 12	11 7	6	0		
	imm[31:12			rd	0 1 1 0 1 1	1 U-type	lui	rd,imm
	imm[31:12	1		rd	0 0 1 0 1 1		auipc	rd,imm
	n[20 10:1 11	19:12]		rd	1 1 0 1 1 1		jal	rd,pcrel_21
imm[11:	:0]	rs1	0 0 0	$_{ m rd}$	1 1 0 0 1 1	1 I-type	jalr	rd, imm(rs1)
imm[12 10:5]	rs2	rs1			1 1 0 0 0 1		beq	rs1,rs2,pcrel_13
imm[12 10:5]	rs2	rs1	0 0 1	imm[4:1 11]	1 1 0 0 0 1	1 B-type	bne	rs1,rs2,pcrel_13
imm[12 10:5]	rs2	rs1	1 0 0	imm[4:1 11]	1 1 0 0 0 1	1 B-type	blt	rs1,rs2,pcrel_13
imm[12 10:5]	rs2	rs1	1 0 1	imm[4:1 11]	1 1 0 0 0 1	1 B-type	bge	rs1,rs2,pcrel_13
imm[12 10:5]	rs2	rs1	1 1 0	imm[4:1 11]	1 1 0 0 0 1	1 B-type	bltu	rs1,rs2,pcrel_13
imm[12 10:5]	rs2	rs1	1 1 1	imm[4:1 11]	1 1 0 0 0 1	1 B-type	bgeu	rs1,rs2,pcrel_13
imm[11:	:0]	rs1	0 0 0	rd	0 0 0 0 0 1	1 I-type	1b	rd, imm(rs1)
imm[11:	:0]	rs1	0 0 1	rd	0 0 0 0 0 1	1 I-type	1h	rd, imm(rs1)
imm[11:	:0]	rs1	0 1 0	rd	0 0 0 0 0 1	1 I-type	lw	rd, imm(rs1)
imm[11:	:0]	rs1	1 0 0	rd	0 0 0 0 0 1	1 I-type	1bu	rd, imm(rs1)
imm[11:	:0]	rs1	1 0 1	rd	0 0 0 0 0 1	1 I-type	1hu	rd, imm(rs1)
imm[11:5]	rs2	rs1	0 0 0	imm[4:0]	0 1 0 0 0 1	1 S-type	sb	rs2, imm(rs1)
imm[11:5]	rs2	rs1	0 0 1	imm[4:0]	0 1 0 0 0 1	1 S-type	sh	rs2, imm(rs1)
imm[11:5]	rs2	rs1	0 1 0	imm[4:0]	0 1 0 0 0 1	1 S-type	SW	rs2, imm(rs1)
imm[11:	:0]	rs1	0 0 0	rd	0 0 1 0 0 1		addi	rd,rs1,imm
imm[11:		rs1	0 1 0		0 0 1 0 0 1		slti	rd,rs1,imm
imm[11:		rs1	0 1 1	rd	0 0 1 0 0 1		sltiu	rd,rs1,imm
imm[11:		rs1	1 0 0	rd	0 0 1 0 0 1		xori	rd,rs1,imm
imm[11:	•	rs1	1 1 0	rd	0 0 1 0 0 1		ori	rd,rs1,imm
imm[11:		rs1	1 1 1	rd .	0 0 1 0 0 1		andi	rd,rs1,imm
0 0 0 0 0 0 0	shamt	rs1	0 0 1	rd	0 0 1 0 0 1		slli	rd,rs1,shamt
0 0 0 0 0 0 0	shamt	rs1	1 0 1	rd	0 0 1 0 0 1		srli	rd,rs1,shamt
0 1 0 0.0 0 0	shamt	rs1	1 0 1	rd .	0 0 1.0 0 1		srai	rd,rs1,shamt
$0 \ 0 \ 0 \ 0 \ 0 \ 0$	rs2	rs1	0 0 0		0 1 1 0 0 1		add	rd,rs1,rs2
0 1 0 0 0 0 0	rs2	rs1	0 0 0		0 1 1 0 0 1		sub	rd,rs1,rs2
0 0 0 0 0 0 0	rs2	rs1	0 0 1		0 1 1 0 0 1		sll	rd,rs1,rs2
0 0 0 0 0 0 0	rs2	rs1	0 1 0		0 1 1 0 0 1		slt	rd,rs1,rs2
0 0 0 0 0 0 0	rs2	rs1	0 1 1	rd	0 1 1 0 0 1		sltu	rd,rs1,rs2
0 0 0 0 0 0 0	rs2	rs1	1 0 0		0 1 1 0 0 1		xor	rd,rs1,rs2
0 0 0 0 0 0 0	rs2	rs1	1 0 1		0 1 1 0 0 1		srl	rd,rs1,rs2
$0\ 1\ 0\ 0\ 0\ 0\ 0$	rs2	rs1	1 0 1		0 1 1 0 0 1		sra	rd,rs1,rs2
0 0 0 0 0 0 0	rs2	rs1	1 1 0		0 1 1 0 0 1		or	rd,rs1,rs2
0 0 0 0 0 0 0	rs2	rs1	1 1 1	rd .	0 1 1 0 0 1		and	rd,rs1,rs2
•		· · · · · · · · · · · · · · · · · · ·						
0 0 0 0 0 0 0							ecall	
0 0 0 0 0 0		<u> </u>			<u> </u>		ebreak	
csr[11:0	-	rs1	0 0 1		1 1 1 0 0 1		csrrw	rd,csr,rs1
csr[11:0	-	rs1	0 1 0		1 1 1 0 0 1		csrrs	rd,csr,rs1
csr[11:0	-	rs1	0 1 1	rd	1 1 1 0 0 1		csrrc	rd,csr,rs1
csr[11:0	-	zimm[4:0]	1 0 1	rd	1 1 1 0 0 1		csrrwi	rd,csr,zimm
csr[11:0	-	zimm[4:0]	1 1 0		1 1 1 0 0 1		csrrsi	rd,csr,zimm
csr[11:0	<u>기</u>	zimm[4:0]	1 1 1	rd	1 1 1 0 0 1	1 1-type	csrrci	rd,csr,zimm

	Instruction	Description	Operation Type	31	$\mathrm{funct7}_{25 24}$	20 19	15	$\underset{15 14}{\text{funct3}}$	1-	opcode o l
dı.	rd,imm	Load Upper Immediate	rd \leftarrow imm_u, pc \leftarrow pc+4		ımi	imm[31:12]			rd	$0\ 1\ 1\ 0\ 1\ 1\ 1$
auipc	rd,imm	Add Upper Immediate to PC	1, 1		ımı	imm[31:12]			rd	0 0 1 0 1 1 1
jal	rd,pcrel_21	Jump And Link	$pc \leftarrow pc + im$		imm[20]	imm[20 10:1 11 19:12	.12]	_	rd ,	1 1 0 1 1 1 1
jalr	rd,imm(rs1)	Jump And Link Register	rd \leftarrow pc+4, pc \leftarrow (rs1+imm_i) $\land \sim$ 1		imm[11:0]		rs1	0 0 0	rd	1 1 0 0 1 1 1
bed	$rs1, rs2, pcrel_13$	Branch Equal	((rs1==rs2) ? imm_b : 4)			rs2	rs1	0	imm[4:1 11]	0
ار ام	rs1,rs2,pcrel_13	Branch Not Equal	$pc \leftarrow pc + ((rs1!=rs2) ? imm_b : 4)$ B	_	_	rs2	rsl	0 0 1 im.	imm[4:1 11]	\circ
on plt	rs1,rs2,pcrel_13	Branch Less Than	$pc \leftarrow pc + ((rs1\langle rs2) ? imm_b : 4)$ B		imm[12 10:5]	rs2	rs1	1 0 0 im	imm[4:1 11]	$1\ 1\ 0\ 0\ 0\ 1\ 1$
bge	rs1,rs2,pcrel_13	Branch Greater or Equal	$pc \leftarrow pc + ((rs1)=rs2) ? imm_b : 4)$ B			rs2	rs1	1 0 1 im	imm[4:1 11]	$1\ 1\ 0\ 0\ 0\ 1\ 1$
bltu	rs1,rs2,pcrel_13	Branch Less Than Unsigned	$pc \leftarrow pc + ((rs1\langle rs2) ? imm_b : 4)$ B		-	rs2	rsl	1 10 im	imm[4:1 11]	1 1 0 0 0 1 1
p pgen	rs1,rs2,pcrel_13	Branch Greater or Equal Unsigned	$pc \leftarrow pc + ((rs1)=rs2)$? $imm_b : 4)$ B	imm[1	imm[12 10:5]	rs2	rs1	1 1 1 im:	imm[4:1 11]	1 1 0 0 0 1 1
7:sc	rd,imm(rs1)	Load Byte	$rd \leftarrow sx(m8(rs1+imm_i)), pc \leftarrow pc+4$		imm[11:0]		rs1	0 0 0	rd	
림	rd,imm(rs1)	Load Halfword	$rd \leftarrow sx(m16(rs1+imm_i)), pc \leftarrow pc+4$		imm[11:0]		rsl	0 0 1	rd .	0 0 0 0 0 1 1
Ιw	rd,imm(rs1)	Load Word	$rd \leftarrow sx(m32(rs1+imm_i)), pc \leftarrow pc+4$		imm[11:0]		rs1	0 1 0	rd	$0\ 0\ 0\ 0\ 0\ 1\ 1$
1bu	rd,imm(rs1)	Load Byte Unsigned	$rd \leftarrow zx(m8(rs1+imm_i)), pc \leftarrow pc+4$		imm[11:0]		rs1	1 0 0	rd	$0\ 0\ 0\ 0\ 0\ 1\ 1$
1hu	rd,imm(rs1)	Load Halfword Unsigned	$rd \leftarrow zx(m16(rs1+imm_i)), pc \leftarrow pc+4$		imm[11:0]		rs1	1 0 1	rd ,	$0\ 0\ 0\ 0\ 0\ 1\ 1$
qs	rs2,imm(rs1)	Store Byte	$m8(rs1+imm_s) \leftarrow rs2[7:0], pc \leftarrow pc+4$ S	imm		rs2	rs1	0 0 0 ir	imm[4:0]	$0\ 1\ 0\ 0\ 0\ 1\ 1$
sh	rs2,imm(rs1)	Store Halfword	m16(rs1+imm_s) \leftarrow rs2[15:0], pc \leftarrow pc+4 S	imm		rs2	rs1		imm[4:0]	0
SW	rs2,imm(rs1)	Store Word	m32(rs1+imm_s) \leftarrow rs2[31:0], pc \leftarrow pc+4 S	imm	imm[11:5]	rs2	rsl	0 1 0 in	imm[4:0]	0 1 0 0 0 1 1
addi	rd,rs1,imm	Add Immediate	$rd \leftarrow rs1 + \texttt{imm_i}, \ pc \leftarrow pc + 4 \qquad \qquad I$		imm[11:0]		rs1	0 0 0	rd	$0 \ 0 \ 1 \ 0 \ 0 \ 1 \ 1$
slti	rd,rs1,imm	Set Less Than Immediate	$rd \leftarrow (rs1 < imm_i)$? 1 : 0, $pc \leftarrow pc+4$ I		imm[11:0]		rs1	0 1 0	rd	$0\ 0\ 1\ 0\ 0\ 1\ 1$
sltiu	rd,rs1,imm	Set Less Than Immediate Unsigned	rd \leftarrow (rs1 < imm_i) ? 1 : 0, pc \leftarrow pc+4 I		[11:0]		rsl	$0 \ 1 \ 1$	rd	$0\ 0\ 1\ 0\ 0\ 1\ 1$
xori	rd,rs1,imm	Exclusive Or Immediate	$rd \leftarrow rs1 \oplus imm_i$, $pc \leftarrow pc+4$		imm[11:0]		rs1	1 0 0	rd	$0\ 0\ 1\ 0\ 0\ 1\ 1$
ori	rd,rs1,imm	Or Immediate	$ ext{rd} \leftarrow ext{rs1} \lor ext{imm_i}, \ ext{pc} \leftarrow ext{pc+4}$		imm[11:0]		rsl	1 1 0	rd	$0\ 0\ 1\ 0\ 0\ 1\ 1$
andi	rd,rs1,imm	And Immediate	$ ext{rd} \leftarrow ext{rs1} \wedge ext{imm_i}, ext{ pc} \leftarrow ext{pc+4}$		$_{ m imm}[11:0]$		rsl	1 1 1	rd	$0\ 0\ 1\ 0\ 0\ 1\ 1$
slli	rd,rs1,shamt	Shift Left Logical Immediate	$rd \leftarrow rs1 << shamt_i, pc \leftarrow pc+4$	0 0 0	$0 \ 0 \ 0 \ 0$	shamt	rsl	0 0 1	rd	$0\ 0\ 1\ 0\ 0\ 1\ 1$
srli	rd,rs1,shamt	Shift Right Logical Immediate	rd \leftarrow rs1 >> shamt_i, pc \leftarrow pc+4	0 0 0	0 0 0 0 0 0 0 0	shamt	rs1	1 0 1	rd	$0 \ 0 \ 1 \ 0 \ 0 \ 1 \ 1$
srai	rd,rs1,shamt	Shift Right Arithmetic Immediate	rd \leftarrow rs1 >> shamt_i, pc \leftarrow pc+4	0 1 0	1 0 0 0 0 0 0 sh	shamt	rsl	1 0 1	rd .	$0 \ 0 \ 1 \ 0 \ 0 \ 1 \ 1$
add	rd,rs1,rs2	Add	rd \leftarrow rs1 + rs2, pc \leftarrow pc+4 R		0 0	rs2	rs1	0 0 0	rd	
qns	rd,rs1,rs2	Subtract	rd \leftarrow rs1 - rs2, pc \leftarrow pc+4 R	0 1 0	0 0	rs2	rs1	0 0 0	rd	$0\ 1\ 1\ 0\ 0\ 1\ 1$
s11	rd,rs1,rs2	Shift Left Logical	rd \leftarrow rs1 << (rs2%XLEN), pc \leftarrow pc+4 R	\circ	0 0 0 0	rs2	rs1	0 0 1	rd .	0 1 1 0 0 1 1
slt	rd,rs1,rs2	Set Less Than	? 1:0, pc \leftarrow pc+4		0 0	rs2	rs1	0 1 0	rd	
sltu	rd,rs1,rs2	Set Less Than Unsigned	1: 0, pc \leftarrow pc+4	0 0 0		rs2	rs1	0 1 1	rd	1 1
xor	rd,rs1,rs2	Exclusive Or			0 0	rs2	rsl	1 0 0	rd .	$\frac{1}{1}$
srl	rd,rs1,rs2	Shift Right Logical	>> (rs2%XLEN), pc \leftarrow pc+4	0 0 0	0 0 0	rs2	rs1	1 0 1	rd	1 1 0
sra	rd,rs1,rs2	Shift Right Arithmetic	%XLEN), pc \leftarrow pc+4			rs2	rs1	1 0 1	rd	1 1 0
or	rd,rs1,rs2	Or	rd \leftarrow rs1 \lor rs2, pc \leftarrow pc+4	0 0 0	-	rs2	rsl	1 1 0	rd	$\frac{1}{1}$
and	rd,rs1,rs2	And	$ ext{rd} \leftarrow ext{rs1} \wedge ext{rs2}, ext{ pc} \leftarrow ext{pc+4}$		0 0 0 0 0	rs2	rs1	1 1 1	rd	$0\ 1\ 1\ 0\ 0\ 1\ 1$
ecall		Trap to Debugger	I	0	0	0 0 0 0		0	0	$1\ 1\ 1\ 0\ 0\ 1\ 1$
ebreak		Trap to Operating System	I	0 0 0	0 0 0 0 0 0	0 0 1 0	0 0 0 0 0	0 0 0 0	0 0 0 0	$1\ 1\ 1\ 0\ 0\ 1\ 1$
csrrw	rd,csr,rs1	Atomic Read/Write	rd \leftarrow csr, csr \leftarrow rs1, pc \leftarrow pc+4		csr[11:0]		rs1	0 0 1	rd	
e csrrs	rd,csr,rs1	Atomic Read and Set	rd \leftarrow csr, csr \leftarrow csr \lor rs1, pc \leftarrow pc+4 $$ I		$\operatorname{csr}[11:0]$		rs1	0 1 0	rd	
csrrc	rd,csr,rs1	Atomic Read and Clear	rd \leftarrow csr, csr \leftarrow csr \land \sim rs1, pc \leftarrow pc+4 I		csr[11:0]		rsl	0 1 1	rd	
csrrwi	rd,csr,zimm	Atomic Read/Write Immediate	$\mathbf{rd} \leftarrow \mathtt{csr}, \ \mathtt{csr} \leftarrow \mathtt{zimm}, \ \mathtt{pc} \leftarrow \mathtt{pc+4} \qquad \mathrm{I}$		csr[11:0]	Z	zimm[4:0]	1 0 1	rd	$1\ 1\ 1\ 0\ 0\ 1\ 1$
csrrsi	rd,csr,zimm	Atomic Read and Set Immediate	rd \leftarrow csr, csr \leftarrow csr \lor zimm, pc \leftarrow pc+4 I		csr[11:0]	Z	zimm[4:0]	1 1 0	rd	$1\ 1\ 1\ 0\ 0\ 1\ 1$
r csrrci	rd, csr, zimm	Atomic Read and Clear Immediate	$_{\parallel}$ rd \leftarrow csr, csr \wedge \sim zimm, pc \leftarrow pc+4 I		$\operatorname{csr}[11:0]$	Z	zimm[4:0]	1 1 1	rd .	$\begin{bmatrix} 1 & 1 & 1 & 0 & 0 & 1 & 1 \end{bmatrix}$

