











MSP430F6736, MSP430F6735, MSP430F6734, MSP430F6733, MSP430F6731, MSP430F6730 MSP430F6726, MSP430F6725, MSP430F6724, MSP430F6723, MSP430F6721, MSP430F6720

SLAS731D - DECEMBER 2011 - REVISED SEPTEMBER 2018

MSP430F673x, MSP430F672x Mixed-Signal Microcontrollers

Device Overview

1.1 **Features**

- Low Supply Voltage Range: 3.6 V Down to 1.8 V
- Ultra-Low Power Consumption
 - Active Mode (AM): All System Clocks Active 265 µA/MHz at 8 MHz, 3.0 V, Flash Program **Execution (Typical)** 140 µA/MHz at 8 MHz, 3.0 V, RAM Program Execution (Typical)
 - Standby Mode (LPM3): Real-Time Clock (RTC) With Crystal, Watchdog, and Supply Supervisor Operational, Full RAM Retention, Fast Wakeup: 1.7 µA at 2.2 V, 2.5 µA at 3.0 V (Typical)
 - Off Mode (LPM4): Full RAM Retention, Supply Supervisor Operational, Fast Wakeup: 1.6 µA at 3.0 V (Typical)
 - Shutdown RTC Mode (LPM3.5): Shutdown Mode, Active Real-Time Clock (RTC) With Crystal: 1.24 µA at 3.0 V (Typical)
 - Shutdown Mode (LPM4.5): 0.78 µA at 3.0 V (Typical)
- Wake up From Standby Mode in 3 µs (Typical)
- 16-Bit RISC Architecture, Extended Memory, up to 25-MHz System Clock
- Flexible Power Management System
 - Fully Integrated LDO With Programmable Regulated Core Supply Voltage
 - Supply Voltage Supervision, Monitoring, and **Brownout**
 - System Operation From up to Two Auxiliary **Power Supplies**
- Unified Clock System
 - FLL Control Loop for Frequency Stabilization
 - Low-Power Low-Frequency Internal Clock Source (VLO)
 - Low-Frequency Trimmed Internal Reference Source (REFO)
 - 32-kHz Crystals (XT1)

- One 16-Bit Timer With Three Capture/Compare Registers
- Three 16-Bit Timers With Two Capture/Compare Registers Each
- **Enhanced Universal Serial Communication** Interfaces
 - eUSCI_A0, eUSCI_A1, and eUSCI_A2
 - Enhanced UART Supports Automatic Baud-Rate Detection
 - IrDA Encoder and Decoder
 - Synchronous SPI
 - eUSCI_B0
 - I²C With Multiple Slave Addressing
 - Synchronous SPI
- Password-Protected RTC With Crystal Offset Calibration and Temperature Compensation
- Separate Voltage Supply for Backup Subsystem
 - 32-kHz Low-Frequency Oscillator (XT1)
 - Real-Time Clock
 - Backup Memory (4 x 16 Bits)
- Three 24-Bit Sigma-Delta Analog-to-Digital Converters (ADCs) With Differential PGA Inputs
- Integrated LCD Driver With Contrast Control for up to 320 Segments in 8-Mux Mode
- Hardware Multiplier Supports 32-Bit Operations
- 10-Bit 200-ksps ADC
 - Internal Reference
 - Sample-and-Hold, Autoscan Feature
 - Up to Six External Channels and Two Internal Channels, Including Temperature Sensor
- · 3-Channel Internal DMA
- Serial Onboard Programming, No External Programming Voltage Needed
- Single-Phase Electronic Watt-Hour Meter Development Tool (Also See Tools and Software)
 - EVM430-F6736 MSP430F6736 EVM for Meterina
 - Energy Measurement Design Center for MSP430™ MCUs
- Device Comparison Summarizes the Available Family Members
- Available in 100-Pin and 80-Pin LQFP Packages

www.ti.com

1.2 Applications

- · 2-Wire Single-Phase Metering
- 3-Wire Single-Phase Metering

• Tamper-Resistant Meters

1.3 Description

The TI MSP family of ultra-low-power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with extensive low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows the device to wake up from low-power modes to active mode in 3 µs (typical).

The MSP430F673x and MSP430F672x microcontrollers feature up to three high-performance 24-bit sigma-delta ADCs, a 10-bit ADC, four enhanced universal serial communication interfaces (three eUSCI_A modules and one eUSCI_B module), four 16-bit timers, a hardware multiplier, a DMA module, an RTC module with alarm capabilities, an LCD driver with integrated contrast control, an auxiliary supply system, and up to 72 I/O pins in the 100-pin devices and 52 I/O pins in the 80-pin devices.

For complete module descriptions, see the MSP430F5xx and MSP430F6xx Family User's Guide.

Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (2)
MSP430F6736IPZ	LQFP (100)	14 mm × 14 mm
MSP430F6736IPN	LQFP (80)	12 mm × 12 mm


⁽¹⁾ For the most current part, package, and ordering information, see the *Package Option Addendum* in Section 8, or see the TI website at www.ti.com.

⁽²⁾ The sizes shown here are approximations. For the package dimensions with tolerances, see the Mechanical Data in Section 8.



Functional Block Diagrams 1.4

Figure 1-1 shows the functional block diagram for all device variants in the PZ package.



Copyright © 2018, Texas Instruments Incorporated

Figure 1-1. Functional Block Diagram - MSP430F673xIPZ and MSP430F672xIPZ

Figure 1-2 shows the functional block diagram for all device variants in the PN package.




Figure 1-2. Functional Block Diagram - MSP430F673xIPN and MSP430F672xIPN



Table of Contents

1	Devi	ce Overview	. <u>1</u>		5.17	REF	<u>61</u>
	1.1	Features	. 1		5.18	Flash Memory	. 62
	1.2	Applications	. 2		5.19	Emulation and Debug	. 62
	1.3	Description	. 2	6	Deta	illed Description	. 63
	1.4	Functional Block Diagrams	. <u>3</u>		6.1	CPU	<u>63</u>
2	Revi	sion History	. 5		6.2	Instruction Set	. 64
3	Devi	ce Comparison	<u>6</u>		6.3	Operating Modes	. 65
	3.1	Related Products	. <u>7</u>		6.4	Interrupt Vector Addresses	. 66
4	Term	ninal Configuration and Functions	<u>8</u>		6.5	Memory Organization	. 67
	4.1	Pin Diagrams	<u>8</u>		6.6	Bootloader (BSL)	. 69
	4.2	Signal Descriptions	<u>12</u>		6.7	JTAG Operation	. <u>69</u>
5	Spec	cifications	24		6.8	Flash Memory	. <u>70</u>
	5.1	Absolute Maximum Ratings	<u>24</u>		6.9	RAM	. <u>70</u>
	5.2	ESD Ratings	<u>24</u>		6.10	Backup RAM	. <u>70</u>
	5.3	Recommended Operating Conditions	24		6.11	Peripherals	. <u>71</u>
	5.4	Active Mode Supply Current Into V _{CC} Excluding			6.12	Input/Output Diagrams	<u>95</u>
		External Current	<u>26</u>		6.13	Device Descriptors (TLV)	127
	5.5	Low-Power Mode Supply Currents (Into V _{CC}) Excluding External Current	27	7	Devi	ce and Documentation Support	129
	5.6	Low-Power Mode With LCD Supply Currents (Into	21		7.1	Getting Started and Next Steps	129
	5.0	V _{CC}) Excluding External Current	28		7.2	Device Nomenclature	129
	5.7	Thermal Resistance Characteristics			7.3	Tools and Software	<u>131</u>
	5.8	Digital I/O Ports	30		7.4	Documentation Support	133
	5.9	Clock Specifications	35		7.5	Related Links	134
	5.10	Power-Management Module (PMM)	38		7.6	Community Resources	134
	5.11	Auxiliary Supplies	_		7.7	Trademarks	134
	5.12	Timer_A	44		7.8	Electrostatic Discharge Caution	135
	5.13	eUSCI	44		7.9	Export Control Notice	135
	5.14	LCD Controller	50		7.10	Glossary	135
	5.15	SD24_B	52	8		hanical, Packaging, and Orderable	
	5.16	ADC10 A	 59		Infor	mation	<u>136</u>





2 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

 Replaced f_{Frame} parameter with f_{LCD}, f_{FRAME,4mux}, and f_{FRAME,8mux} parameters in Table 5-33, <i>LCD_C Recommended Operating Conditions</i>. Removed ADC10DIV from the formula for the TYP value in the second row of the t_{CONVERT} parameter in Table 5-44, <i>10-Bit ADC, Timing Parameters</i>, because ADC10CLK is after division. Updated Test Conditions for all parameters in Table 5-45, <i>10-Bit ADC, Linearity Parameters</i>: Changed from "C_{VREF+} = 20 pF" to "C_{VeREF+} = 20 pF"; Changed from "(V_{eREF+} - V_{eREF-})min ≤ (V_{eREF+} - V_{eREF-})" to "1.4 V ≤ (V_{eREF+} - V_{eREF-})"; Added "C_{VeREF+} = 20 pF" to E_I Test Conditions. Added "ADC10SREFx = 11b" to Test Conditions for E_G and E_T in Table 5-45. Throughout document, changed all instances of "bootstrap loader" to "bootloader". Corrected spelling of NMIIFG in Table 6-11, <i>System Module Interrupt Vector Registers</i>. Removed mention of real-time clock mode (also called counter mode) in Section 6.11.21, <i>Real-Time Clock (RTC_C)</i> (feature is not supported in this device) Removed SD24BTRGCTL, SD24BTRGOSR, and SD24BTRGPRE registers (not supported) in Table 6-55, <i>SD24_B Registers</i>. Added Section 7, <i>Device and Documentation Support</i>, and moved <i>Device and Development Tool Nomenclature and Trademarks</i> sections to it. Replaced former section <i>Development Tools Support</i> with Section 7.3, <i>Tools and Software</i>. 	Chang	ges from February 28, 2013 to September 28, 2018	Page
Added Device Information table Corrected the names of the AUXVCC1, AUXVCC2, and AUXVCC3 pins in Section 1.4, Functional Block Diagrams. Added Section 3 and moved Table 3-1 to it. Added Section 3.1, Related Products Added Onte to RST/NM/SBWTD10 pin in Table 4-3, Terminal Functions, PZ Package	•	Document format and organization changes throughout, including addition of section numbering	1
Corrected the names of the AUXVCC1, AUXVCC2, and AUXVCC3 pins in Section 1.4, Functional Block Diagrams. Added Section 3.1, Related Products	•	Added links to development tool and design center in , Features	1
Added Section 3 and moved Table 3-1 to it. Added Section 3. Related Products. Added note to RST/NMI/SBWTDIO pin in Table 4-3, Terminal Functions, PZ Package	•		
Added Note to RST/NMI/SBWTDIO pin in Table 4-3, <i>Terminal Functions, PZ Package</i>	•		
Added note to RST/NMI/SBWTDIO pin in Table 4-4, Terminal Functions, PZ Package	•		_
Added note to RST/NMI/SBWTDIO pin in Table 4-4, <i>Terminal Functions, PN Package</i> . Added typical conditions statements at the beginning of Section 5, <i>Specifications</i> . Added SD24, B input pins and AUXVCCx pins to exception list on "Voltage applied to pins" parameter, and added SD24, B input pin limits in "Diode current at pins" parameter in Section 5.1, <i>Absolute Maximum Ratings</i> . Added SD24, B input pin limits in "Diode current at pins" parameter in Section 5.1, <i>Absolute Maximum Ratings</i> . Added SD24, B input pin limits in "Diode current at pins" parameter in Section 5.1, <i>Absolute Maximum Ratings</i> . Added Section 5.7, <i>Thermal Resistance Characteristics</i> . Added Section 5.7, <i>Thermal Resistance Characteristics</i> . Added Section 5.7, <i>Thermal Resistance Characteristics</i> . Added note to R _{Put} in Table 5-1, <i>Schmitt-Trigger Inputs</i> — <i>General-Purpose I/O</i> . Changed TYP value of C _{Lett} with Test Conditions of "XTS = 0, XCAPx = 0" from 2 pF to 1 pF in Table 5-7, <i>Crystal Oscillator, XT1</i> , <i>Low-Frequency Mode</i> . Corrected the formula in note (1) [added "/ (85°C — (-40°C)"] in Table 5-8, <i>Internal Very-Low-Power Low-Frequency Oscillator (VILO</i>). Corrected the formula in note (1) [added "/ (85°C — (-40°C)"] in Table 5-9, <i>Internal Reference, Low-Frequency Oscillator (REFO</i>). 30. Changed the MIN Value of the V _(DVCC_BOR_Inye) parameter from 60 mV to 50 mV in Table 5-11, <i>PMM. Brownout Reset (BOR)</i> . 31. Corrected the names of the AUXVCC1, AUXVCC2, and AUXVCC3 pins in Auxiliary Supplies section. 42. Corrected the names of the AUXVCC1, bit in the Test Conditions of Table 5-33, <i>LCD_C Recommended Operating Conditions</i> . Replaced f _{Fama} parameter with f _{LCD} f _{FRAME, Amux} , and f _{FRAME, Emux} parameters in Table 5-33, <i>LCD_C Recommended Operating Conditions</i> . Removed ADC10DIV from the formula for the TYP value in the second row of the t _{CONNEET} parameter: Changed from "C _{NREF} = 20 pF" to "C _{NREF} = 20 pF"; Changed from "C _{NREF} = V _{REF} - V _{REF}	•		
Added Spical conditions statements at the beginning of Section 5, Specifications. Moved all electrical specifications to Section 5, Specifications. Added SD24, B input pin limits in "Diode current at pins" parameter in Section 5.1, Absolute Maximum Ratings. Added Section 5.2, ESD Ratings	•		
 Moved all electrical specifications to Section 5, Specifications. Added SD24_B input pins and AUXVCCx pins to exception list on "Voltage applied to pins" parameter, and added SD24_B input pin limits in "Diode current at pins" parameter in Section 5.1, Absolute Maximum Ratings. Added Section 5.2, ESD Ratings. Added Section 5.7, Thermal Resistance Characteristics. Added note to R_{Put} in Table 5-1, Schmitt-Trigger Inputs – General-Purpose I/O. Changed TYP value of C_{Leff} with Test Conditions of "XTS = 0, XCAPx = 0" from 2 pF to 1 pF in Table 5-7, Crystal Oscillator, X71, Low-Frequency Mode. Corrected the formula in note (1) [added "((85°C – (–40°C)"] in Table 5-8, Internal Very-Low-Power Low-Frequency Oscillator (VLO). Corrected the formula in note (1) [added "/ (85°C – (–40°C)"] in Table 5-9, Internal Reference, Low-Frequency Oscillator (VLO). Corrected the formula in note (1) [added "/ (85°C – (–40°C)"] in Table 5-9, Internal Reference, Low-Frequency Oscillator (FEFO). Changed the MIN value of the V_(DVCC_BOR_Dlys) parameter from 60 mV to 50 mV in Table 5-11, PMM, Brownout Reset (BOR). Updated notes (1) and (2) and added note (3) in Table 5-17, Wake-up Times From Low-Power Modes and Reset Corrected the name of the AUXVCC1, AUXVCC2, and AUXVCC3 pins in Auxiliary Supplies section. Replaced f_{remap} parameter with f_{LCD} f_{FRAME_dmux}, and f_{FRAME_dmux} parameters in Table 5-33, LCD_C Recommended Operating Conditions Removed ADC10DIV from the formula for the TYP value in the second row of the t_{CONVERT} parameter in Table 5-44, 10-Bit ADC, Timing Parameters, because ADC10CLK is after division. Updated Test Conditions for all parameters in Table 5-45, 10-Bit ADC, Linearity Parameters: Changed from "C_{VEEF+} = 20 pF" to Cuerer+ 20 pF" to Fig. 1 of Fig.	•		
 Added SD24_B input pins and AUXVCcx pins to exception list on "Voltage applied to pins" parameter, and added SD24_B input pin limits in "Diode current at pins" parameter in Section 5.1, Absolute Maximum Ratings. Added Section 5.2, ESD Ratings. Added note on C_{VCORE} in Section 5.3, Recommended Operating Conditions. Added Section 5.7, Thermal Resistance Characteristics Added note to R_{Pull} in Table 5-1, Schmitt-Trigger Inputs – General-Purpose I/O. Changed TYP value of C_{Left} with Test Conditions of "XTS = 0, XCAPx = 0" from 2 pF to 1 pF in Table 5-7, Crystal Oscillator, XT1, Low-Frequency Mode. Corrected the formula in note (1) [added "/ (85°C − (−40°C)"] in Table 5-8, Internal Very-Low-Power Low-Frequency Oscillator (REFO) Corrected the formula in note (1) [added "/ (85°C − (−40°C)"] in Table 5-9, Internal Reference, Low-Frequency Oscillator (REFO) Changed the MIN value of the V_(DVCC, BOR, Dys) parameter from 60 mV to 50 mV in Table 5-11, PMM, Brownout Reset (BOR) Updated notes (1) and (2) and added note (3) in Table 5-17, Wake-up Times From Low-Power Modes and Reset Corrected the names of the AUXCHCs bit in the Test Conditions of Table 5-25, Auxiliary Supplies section Corrected the name of the AUXCHCs bit in the Test Conditions of Table 5-25, Auxiliary Supplies, Charge Limiting Resistor Replaced f_{Frome} parameter with f_{LCD}, f_{FRAME,Amux}, and f_{FRAME,6mux} parameters in Table 5-33, LCD_C Recommended Operating Conditions Removed ADC10DIV from the formula for the TYP value in the second row of the t_{CONVERT} parameters: Changed from "C_{VREFT} = 20 pF" to "C_{VREFT} = 20 pF" to "C_{VREFT} = 20 pF" to Test Conditions for E_G and E_T in Table 5-45. Updated Test Conditions for all parameters in Table 5-45. Added "ADC1 SREFX = 11b" to Test Conditions for E_G and E_T in Table 5-45. Removed SD24BTRGCTL, SD24BTRGOSR, and SD24BTRGPRE registers (not supported)	•		
Added Section 5.2, ESD Ratings	•		24
Added Section 5.2, ESD Ratings. Added note on C _{VCORE} in Section 5.3, Recommended Operating Conditions. Added Section 5.7, Thermal Resistance Characteristics. Added note to R _{Pull} in Table 5-1, Schmitt-Trigger Inputs — General-Purpose I/O. Changed TYP value of C _{Left} with Test Conditions of "XTS = 0, XCAPx = 0" from 2 pF to 1 pF in Table 5-7, Crystal Oscillator, XT1, Low-Frequency Mode. Corrected the formula in note (1) [added "/ (85°C — (—40°C)"] in Table 5-8, Internal Very-Low-Power Low-Frequency Oscillator (VLO). Corrected the formula in note (1) [added "/ (85°C — (—40°C)"] in Table 5-9, Internal Reference, Low-Frequency Oscillator (REFO). Changed the MIN value of the V _(DVCC, BOR, Dys) parameter from 60 mV to 50 mV in Table 5-11, PMM, Brownout Reset (BOR). Updated notes (1) and (2) and added note (3) in Table 5-17, Wake-up Times From Low-Power Modes and Reset — Corrected the names of the AUXCHCx bit in the Test Conditions of Table 5-25, Auxiliary Supplies section — 4. Corrected the name of the AUXCHCx bit in the Test Conditions of Table 5-25, Auxiliary Supplies, Charge Limiting Resistor. Replaced F _{Frame} parameter with f _{LCD} , f _{FRAME,4mux} , and f _{FRAME,8mux} parameters in Table 5-33, LCD_C Recommended Operating Conditions Removed ADC10DIV from the formula for the TYP value in the second row of the t _{CONVERT} parameter in Table 5-44, 10-Bit ADC, Timing Parameters, because ADC10CLK is after division. Updated Test Conditions for all parameters in Table 5-45, 10-Bit ADC, Linearity Parameters: Changed from "C _{VREF+} = 20 pF" to "C _{VREF+} = 20 pF"; Changed from "(V _{REF+} - V _{REF-})" in S (V _{REF+} - V _{REF-})" to "1.4 V ≤ (V _{REF+} - V _{REF-})" in Table 6-11, System Module Interrupt Vector Registers Throughout document, changed all instances of "bootstrap loader" to "bootloader" Removed SD24BTRGCTL, SD24BTRGOSR, and SD24BTRGPRE registers (not supported) in Table 6-55, SD24 B Registers.	•		
Added Nection 5.7, Thermal Resistance Characteristics. Added Section 5.7, Thermal Resistance Characteristics. Added Note to R _{PM} in Table 5-1, Schmitt-Trigger Inputs – General-Purpose I/O. Changed TYP value of C _{Leff} with Test Conditions of "XTS = 0, XCAPx = 0" from 2 pF to 1 pF in Table 5-7, Crystal Oscillator, X71, Low-Frequency Mode			
Added Note to R _{Pull} in Table 5-1, Schmitt-Trigger Inputs – General-Purpose I/O	•	Added Section 5.2, ESD Ratings.	24
 Added note to R_{Pull} in Table 5-1, Schmitt-Trigger Inputs – General-Purpose I/O. Changed TYP value of C_{Leff} with Test Conditions of "XTS = 0, XCAPx = 0" from 2 pF to 1 pF in Table 5-7, Crystal Oscillator, XT1, Low-Frequency Mode. Corrected the formula in note (1) [added "/ (85°C − (−40°C)"] in Table 5-8, Internal Very-Low-Power Low-Frequency Oscillator (VLO). Corrected the formula in note (1) [added "/ (85°C − (−40°C)"] in Table 5-9, Internal Reference, Low-Frequency Oscillator (REFO). Changed the MIN value of the V_(DVCC_BOR_Inys) parameter from 60 mV to 50 mV in Table 5-11, PMM, Brownout Reset (BOR). Updated notes (1) and (2) and added note (3) in Table 5-17, Wake-up Times From Low-Power Modes and Reset. Corrected the names of the AUXVCC1, AUXVCC2, and AUXVCC3 pins in Auxiliary Supplies section. Corrected the name of the AUXCHCx bit in the Test Conditions of Table 5-25, Auxiliary Supplies, Charge Limiting Resistor. Replaced f_{Frame} parameter with f_{LCD} f_{FRAME,Almux}, and f_{FRAME,Bmux} parameters in Table 5-33, LCD_C Recommended Operating Conditions Removed ADC10DIV from the formula for the TYP value in the second row of the ¹Convert parameter in Table 5-44, 10-Bit ADC, Timing Parameters, because ADC10CLK is after division. Updated Test Conditions for all parameters in Table 5-45, 10-Bit ADC, Linearity Parameters: Changed from "Cvert+ = 20 pF" to "Cvert+ = 20 pF". Changed from "Vert+ = 20 pF". Changed fro	•		
 Changed TYP value of C_{Leff} with Test Conditions of "XTS = 0, XCAPx = 0" from 2 pF to 1 pF in Table 5-7, Crystal Oscillator, XT1, Low-Frequency Mode			
Crystal Oscillator, XT1, Low-Frequency Mode. Corrected the formula in note (1) [added "/ (85°C – (–40°C)"] in Table 5-8, Internal Very-Low-Power Low-Frequency Oscillator (VLO). Corrected the formula in note (1) [added "/ (85°C – (–40°C)"] in Table 5-9, Internal Reference, Low-Frequency Oscillator (REFO). Changed the MIN value of the V _(DVCC_BOR_hys) parameter from 60 mV to 50 mV in Table 5-11, PMM, Brownout Reset (BOR). Updated notes (1) and (2) and added note (3) in Table 5-17, Wake-up Times From Low-Power Modes and Reset. Corrected the names of the AUXVCC1, AUXVCC2, and AUXVCC3 pins in Auxiliary Supplies section. Corrected the name of the AUXCHCx bit in the Test Conditions of Table 5-25, Auxiliary Supplies, Charge Limiting Resistor. Replaced f _{Frame} parameter with f _{LCD} , f _{FRAME_Amux} , and f _{FRAME_Amux} parameters in Table 5-33, LCD_C Recommended Operating Conditions. Removed ADC10DIV from the formula for the TYP value in the second row of the t _{CONVERT} parameter in Table 5-44, 10-Bit ADC, Timing Parameters, because ADC10CLK is after divisions. Updated Test Conditions for all parameters in Table 5-45, 10-Bit ADC, Linearity Parameters: Changed from "Cyreter- 20 pF" to "Cyreter- 20 pF", Changed from "(V _{RRET-} + V _{RRET-})" to "1.4 V ≤ (V _{RRET-} + V _{RRET-})", Added "Cyreter- 20 pF" to "Cyreter- 20 pF", Changed from "(V _{RRET-} + V _{RRET-})" to "1.4 V ≤ (V _{RRET-} + V _{RRET-})", Added "Cyreter- 20 pF" to Towel footstrap loader" to "bootloader" to "bootloa	•		30
Corrected the formula in note (1) [added "/ (85°C – (-40°C)"] in Table 5-8, Internal Very-Low-Power Low-Frequency Oscillator (VLO)	•		25
Frequency Oscillator (VLO). Corrected the formula in note (1) [added "/ (85°C – (-40°C)"] in Table 5-9, Internal Reference, Low-Frequency Oscillator (REFO). Changed the MIN value of the V _(DVCC, BOR, Inys) parameter from 60 mV to 50 mV in Table 5-11, PMM, Brownout Reset (BOR). Updated notes (1) and (2) and added note (3) in Table 5-17, Wake-up Times From Low-Power Modes and Reset. Corrected the names of the AUXVCC1, AUXVCC2, and AUXVCC3 pins in Auxiliary Supplies section. Corrected the name of the AUXCHCx bit in the Test Conditions of Table 5-25, Auxiliary Supplies, Charge Limiting Resistor. Replaced f _{Frame} parameter with f _{LCD} , f _{FRAME,4mux} , and f _{FRAME,8mux} parameters in Table 5-33, LCD_C Recommended Operating Conditions. Removed ADC10DIV from the formula for the TYP value in the second row of the t _{CONVERT} parameter in Table 5-44, 10-Bit ADC, Timing Parameters, because ADC10CLK is after division. Updated Test Conditions for all parameters in Table 5-45, 10-Bit ADC, Linearity Parameters: Changed from "C _{VREF+} = 20 pF" to "C _{VeREF+} = 20 pF"; Changed from "(V _{eREF+} - V _{eREF-})min ≤ (V _{eREF+} - V _{eREF-})" to "1.4 V ≤ (V _{eREF+} - V _{eREF-})"; Added "C _{VeREF+} = 20 pF" to E ₁ Test Conditions. Added "ADC10SREFx = 11b" to Test Conditions for E _G and E _T in Table 5-45. Throughout document, changed all instances of "bootstrap loader" to "bootloader". Removed SD24BTRGCTL, SD24BTRGOSR, and SD24BTRGPRE registers (not supported) in Table 6-55, SD24_B Registers. Added Section 7, Device and Documentation Support, and moved Device and Development Tool Nomenclature and Trademarks sections to it. Replaced former section Development Tools Support with Section 7.3, Tools and Software.	_		30
 Corrected the formula in note (1) [added "/ (85°C – (-40°C)"] in Table 5-9, Internal Reference, Low-Frequency Oscillator (REFO) Changed the MIN value of the V_(DVCC_BOR_hys) parameter from 60 mV to 50 mV in Table 5-11, PMM, Brownout Reset (BOR) Updated notes (1) and (2) and added note (3) in Table 5-17, Wake-up Times From Low-Power Modes and Reset Corrected the names of the AUXVCC1, AUXVCC2, and AUXVCC3 pins in Auxiliary Supplies section Corrected the name of the AUXCHCx bit in the Test Conditions of Table 5-25, Auxiliary Supplies, Charge Limiting Resistor Replaced f_{Frame} parameter with f_{LCD}, f_{FRAME,4mux}, and f_{FRAME,8mux} parameters in Table 5-33, LCD_C Recommended Operating Conditions Removed ADC10DIV from the formula for the TYP value in the second row of the t_{CONVERT} parameter in Table 5-44, 10-Bit ADC, Timing Parameters, because ADC10CLK is after division Updated Test Conditions for all parameters in Table 5-45, 10-Bit ADC, Linearity Parameters: Changed from "C_{VREF+} = 20 pF" to "C_{VeREF+} = 20 pF"; Changed from "(V_{REF+} - V_{REF-})" ito "1.4 V ≤ (V_{REF+} - V_{REF-})" to "1.4 V ≤ (V_{REF+} - V_{REF-})" to Test Conditions for E_G and E_T in Table 5-45. Throughout document, changed all instances of "bootstrap loader" to "bootloader". Corrected spelling of NMIIFG in Table 6-11, System Module Interrupt Vector Registers Removed mention of real-time clock mode (also called counter mode) in Section 6.11.21, Real-Time Clock (RTC_C) (feature is not supported in this device) Removed SD24BTRGCTL, SD24BTRGOSR, and SD24BTRGPRE registers (not supported) in Table 6-55, SD24_B Registers. Added Section 7, Device and Documentation Support, and moved Device and Development Tool Nomenclature and Trademarks sections to it. Replaced former sections to it. 	•		26
Oscillator (REFO)		Corrected the formula in note (1) [added "/ (850C _ (_100C)"] in Table 5.0 Internal Reference Low-Frequency	. 30
 Changed the MIN value of the V_(DVCC_BOR_hys) parameter from 60 mV to 50 mV in Table 5-11, <i>PMM, Brownout Reset</i> (<i>BOR</i>) Updated notes (1) and (2) and added note (3) in Table 5-17, <i>Wake-up Times From Low-Power Modes and Reset</i> Corrected the names of the AUXVCC1, AUXVCC2, and AUXVCC3 pins in Auxiliary Supplies section Corrected the name of the AUXCHCx bit in the Test Conditions of Table 5-25, <i>Auxiliary Supplies, Charge Limiting Resistor</i> Replaced f_{Frame} parameter with f_{LCD}, f_{FRAME,Amux}, and f_{FRAME,Bmux} parameters in Table 5-33, <i>LCD_C Recommended Operating Conditions</i> Removed ADC10DIV from the formula for the TYP value in the second row of the t_{CONVERT} parameter in Table 5-44, <i>10-Bit ADC, Timing Parameters</i>, because ADC10CLK is after division Updated Test Conditions for all parameters in Table 5-45, <i>10-Bit ADC, Linearity Parameters</i>: Changed from "C_{VREF+} = 20 pF" to "C_{VeREF+} = 20 pF"; Changed from "(V_{eREF+} - V_{eREF-})min ≤ (V_{eREF+} - V_{eREF-})" to "1.4 ∨ ≤ (V_{eREF-} - V_{eREF-})"; Added "C_{VeREF+} = 20 pF" to E₁ Test Conditions Added "ADC10SREFx = 11b" to Test Conditions for E_G and E_T in Table 5-45 Throughout document, changed all instances of "bootstrap loader" to "bootloader" Corrected spelling of NMIIFG in Table 6-11, <i>System Module Interrupt Vector Registers</i> Removed mention of real-time clock mode (also called counter mode) in Section 6.11.21, <i>Real-Time Clock (RTC_C)</i> (feature is not supported in this device) Removed SD24BTRGCTL, SD24BTRGOSR, and SD24BTRGPRE registers (not supported) in Table 6-55, <i>SD24_B Registers</i>. Added Section 7, <i>Device and Documentation Support</i>, and moved <i>Device and Development Tool Nomenclature and Trademarks</i> sections to it. Replaced former section <i>Development Tools Support</i> with Section 7.3, <i>Tools and Software</i> 13 	•		36
 Reset (BOR) Updated notes (1) and (2) and added note (3) in Table 5-17, Wake-up Times From Low-Power Modes and Reset	•	Changed the MIN value of the Vision and in parameter from 60 mV to 50 mV in Table 5-11. PMM. Brownout	. <u>50</u>
 Updated notes (1) and (2) and added note (3) in Table 5-17, Wake-up Times From Low-Power Modes and Reset Corrected the names of the AUXVCC1, AUXVCC2, and AUXVCC3 pins in Auxiliary Supplies section Corrected the name of the AUXCHCx bit in the Test Conditions of Table 5-25, Auxiliary Supplies, Charge Limiting Resistor Replaced f_{Frame} parameter with f_{LCD}, f_{FRAME,4mux}, and f_{FRAME,8mux} parameters in Table 5-33, LCD_C Recommended Operating Conditions Removed ADC10DIV from the formula for the TYP value in the second row of the t_{CONVERT} parameter in Table 5-44, 10-Bit ADC, Timing Parameters, because ADC10CLK is after division Updated Test Conditions for all parameters in Table 5-45, 10-Bit ADC, Linearity Parameters: Changed from "C_{VREF+} = 20 pF" to "C_{VeREF+} = 20 pF"; Changed from "(V_{eREF+} - V_{eREF-})min ≤ (V_{eREF+} - V_{eREF-})" to "1.4 V ≤ (V_{eREF+} - V_{eREF-})"; Added "C_{VeREF+} = 20 pF" to E₁ Test Conditions Added "ADC10SREFx = 11b" to Test Conditions for E_G and E_T in Table 5-45. Throughout document, changed all instances of "bootstrap loader" to "bootloader" Corrected spelling of NMIIFG in Table 6-11, System Module Interrupt Vector Registers Removed mention of real-time clock mode (also called counter mode) in Section 6.11.21, Real-Time Clock (RTC_C) (feature is not supported in this device) Removed SD24BTRGCTL, SD24BTRGOSR, and SD24BTRGPRE registers (not supported) in Table 6-55, SD24_B Registers Added Section 7, Device and Documentation Support, and moved Device and Development Tool Nomenclature and Trademarks sections to it. Replaced former section Development Tools Support with Section 7.3, Tools and Software 			38
 Reset	•		. <u>oc</u>
 Corrected the names of the AUXVCC1, AUXVCC2, and AUXVCC3 pins in Auxiliary Supplies section			40
 Corrected the name of the AUXCHCx bit in the Test Conditions of Table 5-25, Auxiliary Supplies, Charge Limiting Resistor. Replaced f_{Frame} parameter with f_{LCD}, f_{FRAME,4mux}, and f_{FRAME,8mux} parameters in Table 5-33, LCD_C Recommended Operating Conditions Removed ADC10DIV from the formula for the TYP value in the second row of the t_{CONVERT} parameter in Table 5-44, 10-Bit ADC, Timing Parameters, because ADC10CLK is after division. Updated Test Conditions for all parameters in Table 5-45, 10-Bit ADC, Linearity Parameters: Changed from "C_{VREF+} = 20 pF" to "C_{VeREF+} = 20 pF"; Changed from "(V_{eREF+} − V_{eREF-})min ≤ (V_{eREF+} − V_{eREF-})" to "1.4 V ≤ (V_{eREF+} − V_{eREF-})"; Added "C_{VeREF+} = 20 pF" to E_I Test Conditions. Added "ADC10SREFx = 11b" to Test Conditions for E_G and E_T in Table 5-45. Throughout document, changed all instances of "bootstrap loader" to "bootloader". Corrected spelling of NMIIFG in Table 6-11, System Module Interrupt Vector Registers. Removed mention of real-time clock mode (also called counter mode) in Section 6.11.21, Real-Time Clock (RTC_C) (feature is not supported in this device). Removed SD24BTRGCTL, SD24BTRGOSR, and SD24BTRGPRE registers (not supported) in Table 6-55, SD24_B Registers. Added Section 7, Device and Documentation Support, and moved Device and Development Tool Nomenclature and Trademarks sections to it. Replaced former section Development Tools Support with Section 7.3, Tools and Software 	•		
 Limiting Resistor. Replaced f_{Frame} parameter with f_{LCD}, f_{FRAME,4mux}, and f_{FRAME,8mux} parameters in Table 5-33, <i>LCD_C Recommended Operating Conditions</i>. Removed ADC10DIV from the formula for the TYP value in the second row of the t_{CONVERT} parameter in Table 5-44, 10-Bit ADC, Timing Parameters, because ADC10CLK is after division. Updated Test Conditions for all parameters in Table 5-45, 10-Bit ADC, Linearity Parameters: Changed from "C_{VREF+} = 20 pF" to "C_{VeREF+} = 20 pF"; Changed from "(V_{eREF+} - V_{eREF-})min ≤ (V_{eREF+} - V_{eREF-})" to "1.4 V ≤ (V_{eREF+} - V_{eREF-})"; Added "C_{VeREF+} = 20 pF" to E_I Test Conditions. Added "ADC10SREFx = 11b" to Test Conditions for E_G and E_T in Table 5-45. Throughout document, changed all instances of "bootstrap loader" to "bootloader". Corrected spelling of NMIIFG in Table 6-11, System Module Interrupt Vector Registers. Removed mention of real-time clock mode (also called counter mode) in Section 6.11.21, Real-Time Clock (RTC_C) (feature is not supported in this device). Removed SD24BTRGCTL, SD24BTRGOSR, and SD24BTRGPRE registers (not supported) in Table 6-55, SD24_B Registers. Added Section 7, Device and Documentation Support, and moved Device and Development Tool Nomenclature and Trademarks sections to it. Replaced former section Development Tools Support with Section 7.3, Tools and Software 	•		
 Replaced f_{Frame} parameter with f_{LCD}, f_{FRAME,4mux}, and f_{FRAME,8mux} parameters in Table 5-33, <i>LCD_C Recommended Operating Conditions</i>. Removed ADC10DIV from the formula for the TYP value in the second row of the t_{CONVERT} parameter in Table 5-44, <i>10-Bit ADC, Timing Parameters</i>, because ADC10CLK is after division. Updated Test Conditions for all parameters in Table 5-45, <i>10-Bit ADC, Linearity Parameters</i>: Changed from "C_{VREF+} = 20 pF" to "C_{VeREF+} = 20 pF"; Changed from "(V_{eREF+} - V_{eREF-})min ≤ (V_{eREF+} - V_{eREF-})" to "1.4 V ≤ (V_{eREF+} - V_{eREF-})"; Added "C_{VeREF+} = 20 pF" to E_I Test Conditions. Added "ADC10SREFx = 11b" to Test Conditions for E_G and E_T in Table 5-45. Throughout document, changed all instances of "bootstrap loader" to "bootloader". Corrected spelling of NMIIFG in Table 6-11, <i>System Module Interrupt Vector Registers</i>. Removed mention of real-time clock mode (also called counter mode) in Section 6.11.21, <i>Real-Time Clock (RTC_C)</i> (feature is not supported in this device) Removed SD24BTRGCTL, SD24BTRGOSR, and SD24BTRGPRE registers (not supported) in Table 6-55, <i>SD24_B Registers</i>. Added Section 7, <i>Device and Documentation Support</i>, and moved <i>Device and Development Tool Nomenclature and Trademarks</i> sections to it. Replaced former section <i>Development Tools Support</i> with Section 7.3, <i>Tools and Software</i>. 			43
 Recommended Operating Conditions Removed ADC10DIV from the formula for the TYP value in the second row of the t_{CONVERT} parameter in Table 5-44, 10-Bit ADC, Timing Parameters, because ADC10CLK is after division Updated Test Conditions for all parameters in Table 5-45, 10-Bit ADC, Linearity Parameters: Changed from "C_{VREF+} = 20 pF" to "C_{VeREF+} = 20 pF"; Changed from "(V_{eREF+} - V_{eREF})min ≤ (V_{eREF+} - V_{eREF})" to "1.4 V ≤ (V_{eREF+} - V_{eREF})"; Added "C_{VeREF+} = 20 pF" to E_I Test Conditions Added "ADC10SREFx = 11b" to Test Conditions for E_G and E_T in Table 5-45 Throughout document, changed all instances of "bootstrap loader" to "bootloader" Corrected spelling of NMIIFG in Table 6-11, System Module Interrupt Vector Registers Removed mention of real-time clock mode (also called counter mode) in Section 6.11.21, Real-Time Clock (RTC_C) (feature is not supported in this device) Removed SD24BTRGCTL, SD24BTRGOSR, and SD24BTRGPRE registers (not supported) in Table 6-55, SD24_B Registers. Added Section 7, Device and Documentation Support, and moved Device and Development Tool Nomenclature and Trademarks sections to it. Replaced former section Development Tools Support with Section 7.3, Tools and Software 	•		
 Removed ADC10DIV from the formula for the TYP value in the second row of the t_{CONVERT} parameter in Table 5-44, 10-Bit ADC, Timing Parameters, because ADC10CLK is after division. Updated Test Conditions for all parameters in Table 5-45, 10-Bit ADC, Linearity Parameters: Changed from "C_{VREF+} = 20 pF" to "C_{VeREF+} = 20 pF"; Changed from "(V_{eREF+} - V_{eREF-})min ≤ (V_{eREF+} - V_{eREF-})" to "1.4 V ≤ (V_{eREF+} - V_{eREF-})"; Added "C_{VeREF+} = 20 pF" to E_I Test Conditions. Added "ADC10SREFx = 11b" to Test Conditions for E_G and E_T in Table 5-45. Throughout document, changed all instances of "bootstrap loader" to "bootloader". Corrected spelling of NMIIFG in Table 6-11, System Module Interrupt Vector Registers. Removed mention of real-time clock mode (also called counter mode) in Section 6.11.21, Real-Time Clock (RTC_C) (feature is not supported in this device). Removed SD24BTRGCTL, SD24BTRGOSR, and SD24BTRGPRE registers (not supported) in Table 6-55, SD24_B Registers. Added Section 7, Device and Documentation Support, and moved Device and Development Tool Nomenclature and Trademarks sections to it. Replaced former section Development Tools Support with Section 7.3, Tools and Software 			50
 44, 10-Bit ADC, Timing Parameters, because ADC10CLK is after division Updated Test Conditions for all parameters in Table 5-45, 10-Bit ADC, Linearity Parameters: Changed from "C_{VREF+} = 20 pF" to "C_{VeREF+} = 20 pF"; Changed from "(V_{eREF+} - V_{eREF-})min ≤ (V_{eREF+} - V_{eREF-})" to "1.4 V ≤ (V_{eREF+} - V_{eREF-})"; Added "C_{VeREF+} = 20 pF" to E_I Test Conditions Added "ADC10SRETx = 11b" to Test Conditions for E_G and E_T in Table 5-45 Throughout document, changed all instances of "bootstrap loader" to "bootloader" Corrected spelling of NMIIFG in Table 6-11, System Module Interrupt Vector Registers Removed mention of real-time clock mode (also called counter mode) in Section 6.11.21, Real-Time Clock (RTC_C) (feature is not supported in this device) Removed SD24BTRGCTL, SD24BTRGOSR, and SD24BTRGPRE registers (not supported) in Table 6-55, SD24_B Registers Added Section 7, Device and Documentation Support, and moved Device and Development Tool Nomenclature and Trademarks sections to it. Replaced former section Development Tools Support with Section 7.3, Tools and Software 	•		
 Updated Test Conditions for all parameters in Table 5-45, 10-Bit ADC, Linearity Parameters: Changed from "C_{VREF+} = 20 pF" to "C_{VeREF+} = 20 pF"; Changed from "(V_{eREF+} - V_{eREF-})min ≤ (V_{eREF+} - V_{eREF-})" to "1.4 V ≤ (V_{eREF+} - V_{eREF-})"; Added "C_{VeREF+} = 20 pF" to E_I Test Conditions			59
"C _{VREF+} = 20 pF" to "C _{VeREF+} = 20 pF"; Changed from "(V _{eREF+} − V _{eREF−})min ≤ (V _{eREF+} − V _{eREF−})" to "1.4 V ≤ (V _{eREF+} − V _{eREF−})"; Added "C _{VeREF+} = 20 pF" to E ₁ Test Conditions	•		
 "1.4 V ≤ (V_{eREF+} - V_{eREF-})"; Added "C_{VeREF+} = 20 pF" to E_I Test Conditions Added "ADC10SREFx = 11b" to Test Conditions for E_G and E_T in Table 5-45 Throughout document, changed all instances of "bootstrap loader" to "bootloader" Corrected spelling of NMIIFG in Table 6-11, System Module Interrupt Vector Registers Removed mention of real-time clock mode (also called counter mode) in Section 6.11.21, Real-Time Clock (RTC_C) (feature is not supported in this device) Removed SD24BTRGCTL, SD24BTRGOSR, and SD24BTRGPRE registers (not supported) in Table 6-55, SD24_B Registers Added Section 7, Device and Documentation Support, and moved Device and Development Tool Nomenclature and Trademarks sections to it. Replaced former section Development Tools Support with Section 7.3, Tools and Software 			
 Added "ADC10SREFx = 11b" to Test Conditions for E_G and E_T in Table 5-45. Throughout document, changed all instances of "bootstrap loader" to "bootloader". Corrected spelling of NMIIFG in Table 6-11, System Module Interrupt Vector Registers. Removed mention of real-time clock mode (also called counter mode) in Section 6.11.21, Real-Time Clock (RTC_C) (feature is not supported in this device). Removed SD24BTRGCTL, SD24BTRGOSR, and SD24BTRGPRE registers (not supported) in Table 6-55, SD24_B Registers. Added Section 7, Device and Documentation Support, and moved Device and Development Tool Nomenclature and Trademarks sections to it. Replaced former section Development Tools Support with Section 7.3, Tools and Software 		"1.4 V \leq (V _{eREF+} - V _{eREF-})"; Added "C _{VeREF+} = 20 pF" to E _I Test Conditions	60
 Corrected spelling of NMIIFG in Table 6-11, System Module Interrupt Vector Registers	•		
 Removed mention of real-time clock mode (also called counter mode) in Section 6.11.21, Real-Time Clock (RTC_C) (feature is not supported in this device) Removed SD24BTRGCTL, SD24BTRGOSR, and SD24BTRGPRE registers (not supported) in Table 6-55, SD24_B Registers Added Section 7, Device and Documentation Support, and moved Device and Development Tool Nomenclature and Trademarks sections to it. Replaced former section Development Tools Support with Section 7.3, Tools and Software 	•	Throughout document, changed all instances of "bootstrap loader" to "bootloader"	69
 (RTC_C) (feature is not supported in this device) Removed SD24BTRGCTL, SD24BTRGOSR, and SD24BTRGPRE registers (not supported) in Table 6-55, SD24_B Registers Added Section 7, Device and Documentation Support, and moved Device and Development Tool Nomenclature and Trademarks sections to it. Replaced former section Development Tools Support with Section 7.3, Tools and Software 	•	Corrected spelling of NMIIFG in Table 6-11, System Module Interrupt Vector Registers	75
 Removed SD24BTRGCTL, SD24BTRGOSR, and SD24BTRGPRE registers (not supported) in Table 6-55, SD24_B Registers. Added Section 7, Device and Documentation Support, and moved Device and Development Tool Nomenclature and Trademarks sections to it. Replaced former section Development Tools Support with Section 7.3, Tools and Software 	•	Removed mention of real-time clock mode (also called counter mode) in Section 6.11.21, Real-Time Clock	
 SD24_B Registers. Added Section 7, Device and Documentation Support, and moved Device and Development Tool Nomenclature and Trademarks sections to it. Replaced former section Development Tools Support with Section 7.3, Tools and Software 			80
 Added Section 7, Device and Documentation Support, and moved Device and Development Tool Nomenclature and Trademarks sections to it. Replaced former section Development Tools Support with Section 7.3, Tools and Software 	•	Removed SD24BTRGCTL, SD24BTRGOSR, and SD24BTRGPRE registers (not supported) in Table 6-55,	
and <i>Trademarks</i> sections to it			<u>93</u>
• Replaced former section Development Tools Support with Section 7.3, Tools and Software 13	•		
		and Trademarks sections to it	129
Added Section 9 Mechanical Deckering and Orderable Information	•		
Added Section 6, Mechanical, Fackaging, and Orderable Information	•	Added Section 8, Mechanical, Packaging, and Orderable Information	136



3 Device Comparison

Table 3-1 summarizes the available family members.

Table 3-1. Family Members (1)(2)

DEVICE	FLASH (KB)	SRAM (KB)	SD24_B CONVERTERS	ADC10_A CHANNELS	Timer_A ⁽³⁾	eUSCI_A: UART, IrDA, SPI	eUSCI_B: SPI, I ² C	I/Os	PACKAGE
MSP430F6736IPZ	128	8	3	6 ext, 2 int	6 ext, 2 int 3, 2, 2, 2		1	72	100 PZ
MSP430F6735IPZ	128	4	3	6 ext, 2 int	3, 2, 2, 2	3	1	72	100 PZ
MSP430F6734IPZ	96	4	3	6 ext, 2 int	3, 2, 2, 2	3	1	72	100 PZ
MSP430F6733IPZ	64	4	3	6 ext, 2 int	3, 2, 2, 2	3	1	72	100 PZ
MSP430F6731IPZ	32	2	3	6 ext, 2 int	3, 2, 2, 2	3	1	72	100 PZ
MSP430F6730IPZ	16	1	3	6 ext, 2 int	3, 2, 2, 2	3	1	72	100 PZ
MSP430F6726IPZ	128	8	2	6 ext, 2 int	3, 2, 2, 2	3	1	72	100 PZ
MSP430F6725IPZ	128	4	2	6 ext, 2 int	3, 2, 2, 2	3	1	72	100 PZ
MSP430F6724IPZ	96	4	2	6 ext, 2 int	3, 2, 2, 2	3	1	72	100 PZ
MSP430F6723IPZ	64	4	2	6 ext, 2 int	3, 2, 2, 2	3	1	72	100 PZ
MSP430F6721IPZ	32	2	2	6 ext, 2 int	3, 2, 2, 2	3	1	72	100 PZ
MSP430F6720IPZ	16	1	2	6 ext, 2 int	3, 2, 2, 2	3	1	72	100 PZ
MSP430F6736IPN	128	8	3	3 ext, 2 int	3, 2, 2, 2	3	1	52	80 PN
MSP430F6735IPN	128	4	3	3 ext, 2 int	3, 2, 2, 2	3	1	52	80 PN
MSP430F6734IPN	96	4	3	3 ext, 2 int	3, 2, 2, 2	3	1	52	80 PN
MSP430F6733IPN	64	4	3	3 ext, 2 int	3, 2, 2, 2	3	1	52	80 PN
MSP430F6731IPN	32	2	3	3 ext, 2 int	3, 2, 2, 2	3	1	52	80 PN
MSP430F6730IPN	16	1	3	3 ext, 2 int	3, 2, 2, 2	3	1	52	80 PN
MSP430F6726IPN	128	8	2	3 ext, 2 int	3, 2, 2, 2	3	1	52	80 PN
MSP430F6725IPN	128	4	2	3 ext, 2 int	3, 2, 2, 2	3	1	52	80 PN
MSP430F6724IPN	96	4	2	3 ext, 2 int	3, 2, 2, 2	3	1	52	80 PN
MSP430F6723IPN	64	4	2	3 ext, 2 int	3, 2, 2, 2	3	1	52	80 PN
MSP430F6721IPN	32	2	2	3 ext, 2 int	3, 2, 2, 2	3	1	52	80 PN
MSP430F6720IPN	16	1	2	3 ext, 2 int	3, 2, 2, 2	3	1	52	80 PN

⁽¹⁾ For the most current package and ordering information, see the *Package Option Addendum* in Section 8, or see the TI website at www.ti.com.

⁽²⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

⁽³⁾ Each number in the sequence represents an instantiation of Timer_A with its associated number of capture compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_A, the first instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.





3.1 Related Products

For information about other devices in this family of products or related products, see the following links.


- **Products for TI Microcontrollers** TI's low-power and high-performance MCUs, with wired and wireless connectivity options, are optimized for a broad range of applications.
- Products for MSP430 Ultra-Low-Power Microcontrollers One platform. One ecosystem. Endless possibilities. Enabling the connected world with innovations in ultra-low-power microcontrollers with advanced peripherals for precise sensing and measurement.
- Companion Products for MSP430F6736 Review products that are frequently purchased or used with this product.
- Reference Designs for MSP430F6736 The TI Designs Reference Design Library is a robust reference design library that spans analog, embedded processor, and connectivity. Created by TI experts to help you jump start your system design, all TI Designs include schematic or block diagrams, BOMs, and design files to speed your time to market. Search and download designs at ti.com/tidesigns.



4 Terminal Configuration and Functions

4.1 Pin Diagrams

Figure 4-1 shows the pinout for the 100-pin PZ package. See Table 4-1 for differences between the MSP430F673x and MSP430F672x devices in this package.



NOTE: The secondary digital functions on Ports P1, P2, and P3 are fully mappable. This pinout shows the default mapping. See Table 6-9 for details.

NOTE: The pins VDSYS and DVSYS must be connected externally on board for proper device operation.

CAUTION: The LCDCAP/R33 pin must be connected to DVSS if not used.

Figure 4-1. 100-Pin PZ Package (Top View)




Table 4-1. Pinout Differences Between MSP430F673xIPZ and MSP430F672xIPZ⁽¹⁾

DINI NUMBER	PIN NAME									
PIN NUMBER	MSP430F673xIPZ	MSP430F672xIPZ								
1	SD0P0	SD0P0								
2	SD0N0	SD0N0								
3	SD1P0	SD1P0								
4	SD1N0	SD1N0								
5	SD2P0	NC								
6	SD2N0	NC								
7	VREF	VREF								
53	P3.4/PM_SDCLK/S39	P3.4/PM_SDCLK/S39								
54	P3.5/PM_SD0DIO/S38	P3.5/PM_SD0DIO/S38								
55	P3.6/PM_SD1DIO/S37	P3.6/PM_SD1DIO/S37								
56	P3.7/PM_SD2DIO/S36	P3.7/ <i>PM_NONE</i> /S36								

⁽¹⁾ Signal names that differ between devices are indicated by italic typeface.

Figure 4-2 shows the pinout for the 80-pin PN package. See Table 4-2 for differences between the MSP430F673x and MSP430F672x devices in this package.



NOTE: The secondary digital functions on Ports P1, P2, and P3 are fully mappable. This pinout shows the default mapping. See Table 6-9 for details.

NOTE: The pins VDSYS and DVSYS must be connected externally on board for proper device operation.

CAUTION: The LCDCAP/R33 pin must be connected to DVSS if not used.

Figure 4-2. 80-Pin PN Package (Top View)



Table 4-2. Pinout Differences Between MSP430F673xIPN and MSP430F672xIPN⁽¹⁾

DIN NUMBER	PIN NAME									
PIN NUMBER	MSP430F673xIPN	MSP430F672xIPN								
1	SD0P0	SD0P0								
2	SD0N0	SD0N0								
3	SD1P0	SD1P0								
4	SD1N0	SD1N0								
5	SD2P0	NC								
6	SD2N0	NC								
7	VREF	VREF								
45	P3.4/PM_SDCLK/S27	P3.4/PM_SDCLK/S27								
46	P3.5/PM_SD0DIO/S26	P3.5/PM_SD0DIO/S26								
47	P3.6/PM_SD1DIO/S25	P3.6/PM_SD1DIO/S25								
48	P3.7/PM_SD2DIO/S24	P3.7/PM_NONE/S24								

⁽¹⁾ Signal names that differ between devices are indicated by italic typeface.



4.2 **Signal Descriptions**

Table 4-3 describes the signals for all device variants in the PZ package. See Table 4-4 for signal descriptions in the PN package.

Table 4-3. Terminal Functions, PZ Package

TERMINAL			
	NO.	I/O ⁽¹⁾	DESCRIPTION
NAME	PZ		
SD0P0	1	I	SD24_B positive analog input for converter 0 ⁽²⁾
SD0N0	2	ı	SD24_B negative analog input for converter 0 ⁽²⁾
SD1P0	3	ı	SD24_B positive analog input for converter 1 ⁽²⁾
SD1N0	4	I	SD24_B negative analog input for converter 1 (2)
SD2P0	5	I	SD24_B positive analog input for converter 2 ⁽²⁾ (not available on F672x devices)
SD2N0	6	I	SD24_B negative analog input for converter 2 ⁽²⁾ (not available on F672x devices)
VREF	7	I	SD24_B external reference voltage
AVSS	8		Analog ground supply
AVCC	9		Analog power supply
VASYS	10		Analog power supply selected between AVCC, AUXVCC1, AUXVCC2. Connect recommended capacitor value of C_{VSYS} (see Table 5-18).
P9.1/A5	11	I/O	General-purpose digital I/O
			Analog input A5 for 10-bit ADC
			General-purpose digital I/O
P9.2/A4	12	I/O	Analog input A4 for 10-bit ADC
P9.3/A3	13	I/O	General-purpose digital I/O
			Analog input A3 for 10-bit ADC
			General-purpose digital I/O with port interrupt and mappable secondary function
			Default mapping: Timer TA0 CCR0 capture: CCI0A input, compare: Out0 output
P1.0/PM_TA0.0/VeREF-/A2	14	I/O	Negative terminal for the ADC reference voltage for an external applied reference
			voltage
			Analog input A2 for 10-bit ADC
			General-purpose digital I/O with port interrupt and mappable secondary function
P1.1/PM_TA0.1/VeREF+/A1	15	I/O	Default mapping: Timer TA0 CCR1 capture: CCl1A input, compare: Out1 output
			Positive terminal for the ADC reference voltage for an external applied reference voltage
			Analog input A1 for 10-bit ADC
			General-purpose digital I/O with port interrupt and mappable secondary function
P1.2/PM_UCAORXD/	16	I/O	Default mapping: eUSCI_A0 UART receive data; eUSCI_A0 SPI slave out/master in
PM_UCA0SOMI/A0			
			Analog input A0 for 10-bit ADC
D4 2/DM LICAOTYD/			General-purpose digital I/O with port interrupt and mappable secondary function
P1.3/PM_UCA0TXD/ PM_UCA0SIMO/R03	17	I/O	Default mapping: eUSCI_A0 UART transmit data; eUSCI_A0 SPI slave in/master out
			Input/output port of lowest analog LCD voltage (V5)
AUXVCC2	18		Auxiliary power supply AUXVCC2
AUXVCC1	19		Auxiliary power supply AUXVCC1
<u> </u>			

⁽¹⁾ I = input, O = output

Short unused analog input pairs and connect them to analog ground. (2)



TERMINAL				
NAME	NO.	I/O ⁽¹⁾	DESCRIPTION	
NAME	PZ			
VDSYS ⁽³⁾	20		Digital power supply selected between DVCC, AUXVCC1, AUXVCC2. Connect recommended capacitor value of C _{VSYS} (see Table 5-18).	
DVCC	21		Digital power supply	
DVSS	22		Digital ground supply	
VCORE ⁽⁴⁾	23		Regulated core power supply (internal use only, no external current loading)	
XIN	24	I	Input terminal for crystal oscillator	
XOUT	25	0	Output terminal for crystal oscillator	
AUXVCC3	26		Auxiliary power supply AUXVCC3 for back up subsystem	
P1.4/PM_UCA1RXD/ PM_UCA1SOMI/LCDREF/R13	27	I/O	General-purpose digital I/O with port interrupt and mappable secondary function Default mapping: eUSCI_A1 UART receive data; eUSCI_A1 SPI slave out/master in External reference voltage input for regulated LCD voltage	
			Input/output port of third most positive analog LCD voltage (V3 or V4)	
P1.5/PM_UCA1TXD/			General-purpose digital I/O with port interrupt and mappable secondary function	
PM_UCA1SIMO/R23	28	I/O	Default mapping: eUSCI_A1 UART transmit data; eUSCI_A1 SPI slave in/master out	
			Input/output port of second most positive analog LCD voltage (V2)	
LCDCAP/R33	29	I/O	LCD capacitor connection Input/output port of most positive analog LCD voltage (V1) CAUTION: This pin must be connected to DVSS if not used.	
			Constal surpose digital I/O	
P8.4/TA1.0	30	I/O	General-purpose digital I/O Timer TA1 CCR0 capture: CCI0A input, compare: Out0 output	
P8.5/TA1.1	31	I/O	General-purpose digital I/O Timer TA1 CCR1 capture: CCl1A input, compare: Out1 output	
COM0	32	0	LCD common output COM0 for LCD backplane	
COM1	33	0	LCD common output COM1 for LCD backplane	
COM2	34	0	LCD common output COM2 for LCD backplane	
СОМЗ	35	0	LCD common output COM3 for LCD backplane	
P1.6/PM_UCA0CLK/COM4	36	I/O	General-purpose digital I/O with port interrupt and mappable secondary function Default mapping: eUSCI_A0 clock input/output LCD common output COM4 for LCD backplane	
P1.7/PM_UCB0CLK/COM5	37	I/O	General-purpose digital I/O with port interrupt and mappable secondary function Default mapping: eUSCI_B0 clock input/output LCD common output COM5 for LCD backplane	
P2.0/PM_UCB0SOMI/ PM_UCB0SCL/COM6	38	I/O	General-purpose digital I/O with port interrupt and mappable secondary function Default mapping: eUSCI_B0 SPI slave out/master in; eUSCI_B0 I ² C clock LCD common output COM6 for LCD backplane	

⁽³⁾ The pins VDSYS and DVSYS must be connected externally on the board for proper device operation.

⁽⁴⁾ VCORE is for internal use only. No external current loading is possible. VCORE should only be connected to the recommended capacitor value, C_{VCORE}.

www.ti.com

TERMINAL			
NAME	NO.	I/O ⁽¹⁾	DESCRIPTION
P2.1/PM_UCB0SIMO/ PM_UCB0SDA/COM7	39	I/O	General-purpose digital I/O with port interrupt and mappable secondary function Default mapping: eUSCI_B0 SPI slave in/master out; eUSCI_B0 I ² C data LCD common output COM7 for LCD backplane
P8.6/TA2.0	40	I/O	General-purpose digital I/O Timer TA2 CCR0 capture: CCI0A input, compare: Out0 output
P8.7/TA2.1	41	I/O	General-purpose digital I/O Timer TA2 CCR1 capture: CCI1A input, compare: Out1 output
P9.0/TACLK/RTCCLK	42	I/O	General-purpose digital I/O Timer clock input TACLK for TA0, TA1, TA2, TA3 RTCCLK clock output
P2.2/PM_UCA2RXD/ PM_UCA2SOMI	43	I/O	General-purpose digital I/O with port interrupt and mappable secondary function Default mapping: eUSCI_A2 UART receive data; eUSCI_A2 SPI slave out/master in
P2.3/PM_UCA2TXD/ PM_UCA2SIMO	44	I/O	General-purpose digital I/O with port interrupt and mappable secondary function Default mapping: eUSCI_A2 UART transmit data; eUSCI_A2 SPI slave in/master out
P2.4/PM_UCA1CLK	45	I/O	General-purpose digital I/O with port interrupt and mappable secondary function Default mapping: eUSCI_A1 clock input/output
P2.5/PM_UCA2CLK	46	I/O	General-purpose digital I/O with port interrupt and mappable secondary function Default mapping: eUSCI_A2 clock input/output
P2.6/PM_TA1.0	47	I/O	General-purpose digital I/O with port interrupt and mappable secondary function Default mapping: Timer TA1 capture CCR0: CCI0A input, compare: Out0 output
P2.7/PM_TA1.1	48	I/O	General-purpose digital I/O with port interrupt and mappable secondary function Default mapping: Timer TA1 capture CCR1: CCI1A input, compare: Out1 output
P3.0/PM_TA2.0/BSL_TX	49	I/O	General-purpose digital I/O with mappable secondary function Default mapping: Timer TA2 capture CCR0: CCI0A input, compare: Out0 output Bootloader: Data transmit
P3.1/PM_TA2.1/BSL_RX	50	I/O	General-purpose digital I/O with mappable secondary function Default mapping: Timer TA2 capture CCR1: CCI1A input, compare: Out1 output Bootloader: Data receive
P3.2/PM_TACLK/PM_RTCCLK	51	I/O	General-purpose digital I/O with mappable secondary function Default mapping: Timer clock input TACLK for TA0, TA1, TA2, TA3; RTCCLK clock output
P3.3/PM_TA0.2	52	I/O	General-purpose digital I/O with mappable secondary function Default mapping: Timer TA0 capture CCR2: CCI2A input, compare: Out2 output
P3.4/PM_SDCLK/S39	53	I/O	General-purpose digital I/O with mappable secondary function Default mapping: SD24_B bitstream clock input/output LCD segment output S39



TERMINAL						
NAME	NO.	I/O ⁽¹⁾	DESCRIPTION			
	PZ					
P3.5/PM_SD0DIO/S38	54	I/O	General-purpose digital I/O with mappable secondary function Default mapping: SD24_B converter-0 bitstream data input/output LCD segment output S38			
P3.6/PM_SD1DIO/S37	55	I/O	General-purpose digital I/O with mappable secondary function Default mapping: SD24_B converter-1 bitstream data input/output LCD segment output S37			
P3.7/PM_SD2DIO/S36	56	I/O	General-purpose digital I/O with mappable secondary function Default mapping: SD24_B converter-2 bitstream data input/output (not available on F672x devices) LCD segment output S36			
P4.0/S35	57	I/O	General-purpose digital I/O LCD segment output S35			
P4.1/S34	58	I/O	General-purpose digital I/O LCD segment output S34			
P4.2/S33	59	I/O	General-purpose digital I/O LCD segment output S33			
P4.3/S32	60	I/O	General-purpose digital I/O LCD segment output S32			
P4.4/S31	61	I/O	General-purpose digital I/O LCD segment output S31			
P4.5/S30	62	I/O	General-purpose digital I/O LCD segment output S30			
P4.6/S29	63	I/O	General-purpose digital I/O LCD segment output S29			
P4.7/S28	64	I/O	General-purpose digital I/O LCD segment output S28			
P5.0/S27	65	I/O	General-purpose digital I/O LCD segment output S27			
P5.1/S26	66	I/O	General-purpose digital I/O LCD segment output S26			
P5.2/S25	67	I/O	General-purpose digital I/O LCD segment output S25			
P5.3/S24	68	I/O	General-purpose digital I/O LCD segment output S24			
P5.4/S23	69	I/O	General-purpose digital I/O LCD segment output S23			

www.ti.com

TERMINAL					
NAME	NO. PZ	I/O ⁽¹⁾	DESCRIPTION		
P5.5/S22	70	I/O	General-purpose digital I/O LCD segment output S22		
P5.6/S21	71	I/O	General-purpose digital I/O LCD segment output S21		
P5.7/S20	72	I/O	General-purpose digital I/O LCD segment output S20		
P6.0/S19	73	I/O	General-purpose digital I/O LCD segment output S19		
DVSYS ⁽³⁾	74		Digital power supply for I/Os		
DVSS	75		Digital ground supply		
P6.1/S18	76	I/O	General-purpose digital I/O LCD segment output S18		
P6.2/S17	77	I/O	General-purpose digital I/O LCD segment output S17		
P6.3/S16	78	I/O	General-purpose digital I/O LCD segment output S16		
P6.4/S15	79	I/O	General-purpose digital I/O LCD segment output S15		
P6.5/S14	80	I/O	General-purpose digital I/O LCD segment output S14		
P6.6/S13	81	I/O	General-purpose digital I/O LCD segment output S13		
P6.7/S12	82	I/O	General-purpose digital I/O LCD segment output S12		
P7.0/S11	83	I/O	General-purpose digital I/O LCD segment output S11		
P7.1/S10	84	I/O	General-purpose digital I/O LCD segment output S10		
P7.2/S9	85	I/O	General-purpose digital I/O LCD segment output S9		
P7.3/S8	86	I/O	General-purpose digital I/O LCD segment output S8		
P7.4/S7	87	I/O	General-purpose digital I/O LCD segment output S7		



TERMINAL					
NAME	NO.	I/O ⁽¹⁾	DESCRIPTION		
P7.5/S6	PZ 88	I/O	General-purpose digital I/O LCD segment output S6		
P7.6/S5	89	I/O	General-purpose digital I/O LCD segment output S5		
P7.7/S4	90	I/O	General-purpose digital I/O LCD segment output S4		
P8.0/S3	91	I/O	General-purpose digital I/O LCD segment output S3		
P8.1/S2	92	I/O	General-purpose digital I/O LCD segment output S2		
P8.2/S1	93	I/O	General-purpose digital I/O LCD segment output S1		
P8.3/S0	94	I/O	General-purpose digital I/O LCD segment output S0		
TEST/SBWTCK	95	I	Test mode pin – select digital I/O on JTAG pins Spy-Bi-Wire input clock		
PJ.0/SMCLK/TDO	96	I/O	General-purpose digital I/O SMCLK clock output Test data output		
PJ.1/MCLK/TDI/TCLK	97	I/O	General-purpose digital I/O MCLK clock output Test data input or Test clock input		
PJ.2/ADC10CLK/TMS	98	I/O	General-purpose digital I/O ADC10_A clock output Test mode select		
PJ.3/ACLK/TCK	99	I/O	General-purpose digital I/O ACLK clock output Test clock		
RST/NMI/SBWTDIO	100	I/O	Reset input active low ⁽⁵⁾ Nonmaskable interrupt input Spy-Bi-Wire data input/output		

⁽⁵⁾ When this pin is configured as reset, the internal pullup resistor is enabled by default.



Table 4-4 describes the signals for all device variants in the PN package. See Table 4-3 for signal descriptions in the PZ package.

Table 4-4. Terminal Functions, PN Package

TERMINAL	-		-4. Terminari unchons, Fix Fackage
TERMINAL	NO.	I/O ⁽¹⁾	DESCRIPTION
NAME	PN		
SD0P0	1	ı	SD24_B positive analog input for converter 0 ⁽²⁾
SD0N0	2	1	SD24_B negative analog input for converter 0 ⁽²⁾
SD1P0	3	I	SD24_B positive analog input for converter 1 (2)
SD1N0	4	ı	SD24_B negative analog input for converter 1 (2)
SD2P0	5	ı	SD24_B positive analog input for converter 2 ⁽²⁾ (not available on F672x devices)
SD2N0	6	ı	SD24_B negative analog input for converter 2 ⁽²⁾ (not available on F672x devices)
VREF	7	- 1	SD24_B external reference voltage
AVSS	8		Analog ground supply
AVCC	9		Analog power supply
VASYS	10		Analog power supply selected between AVCC, AUXVCC1, AUXVCC2. Connect recommended capacitor value of C_{VSYS} (see Table 5-18).
			General-purpose digital I/O with port interrupt and mappable secondary function
			Default mapping: Timer TA0 CCR0 capture: CCl0A input, compare: Out0 output
P1.0/PM_TA0.0/VeREF-/A2	11	I/O	Negative terminal for the ADC reference voltage for an external applied reference voltage
			Analog input A2 for 10-bit ADC
			Constal purpose digital I/O with part interrupt and mappeble accordant function
			General-purpose digital I/O with port interrupt and mappable secondary function
P1.1/PM_TA0.1/VeREF+/A1	12	I/O	Default mapping: Timer TA0 CCR1 capture: CCl1A input, compare: Out1 output
			Positive terminal for the ADC reference voltage for an external applied reference voltage
			Analog input A1 for 10-bit ADC
			General-purpose digital I/O with port interrupt and mappable secondary function
P1.2/PM_UCA0RXD/ PM_UCA0SOMI/A0	13	I/O	Default mapping: eUSCI_A0 UART receive data; eUSCI_A0 SPI slave out/master in
T W_SS/RSS/RSS			Analog input A0 for 10-bit ADC
			Alialog iliput Ao ioi io bit Abo
P1.3/PM_UCA0TXD/			General-purpose digital I/O with port interrupt and mappable secondary function
PM_UCA0SIMO/R03	14	I/O	Default mapping: eUSCI_A0 UART transmit data; eUSCI_A0 SPI slave in/master out
			Input/output port of lowest analog LCD voltage (V5)
AUXVCC2	15		Auxiliary power supply AUXVCC2
AUXVCC1	16		Auxiliary power supply AUXVCC1
VDSYS ⁽³⁾	17		Digital power supply selected between DVCC, AUXVCC1, AUXVCC2. Connect recommended capacitor value of C_{VSYS} (see Table 5-18).
DVCC	18		Digital power supply
DVSS	19		Digital ground supply
VCORE ⁽⁴⁾	20		Regulated core power supply (internal use only, no external current loading)
XIN	21	I	Input terminal for crystal oscillator
XOUT	22	0	Output terminal for crystal oscillator
AUXVCC3	23		Auxiliary power supply AUXVCC3 for back up subsystem

⁽¹⁾ I = input, O = output

⁽²⁾ Short unused analog input pairs and connect them to analog ground.

⁽³⁾ The pins VDSYS and DVSYS must be connected externally on the board for proper device operation.

⁴⁾ VCORE is for internal use only. No external current loading is possible. VCORE should only be connected to the recommended capacitor value, C_{VCORE}.



TERMINAL								
NAME	NO.	I/O ⁽¹⁾	DESCRIPTION					
	PN							
P1.4/PM_UCA1RXD/ PM_UCA1SOMI/LCDREF/R13	24	I/O	General-purpose digital I/O with port interrupt and mappable secondary function Default mapping: eUSCI_A1 UART receive data; eUSCI_A1 SPI slave out/master in External reference voltage input for regulated LCD voltage Input/output port of third most positive analog LCD voltage (V3 or V4)					
P1.5/PM_UCA1TXD/ PM_UCA1SIMO/R23	25	I/O	General-purpose digital I/O with port interrupt and mappable secondary function Default mapping: eUSCI_A1 UART transmit data; eUSCI_A1 SPI slave in/master out Input/output port of second most positive analog LCD voltage (V2)					
LCDCAP/R33	26	I/O	LCD capacitor connection Input/output port of most positive analog LCD voltage (V1) CAUTION: This pin must be connected to DVSS if not used.					
COM0	27	0	LCD common output COM0 for LCD backplane					
COM1	28	0	LCD common output COM1 for LCD backplane					
COM2	29	0	LCD common output COM2 for LCD backplane					
P1.6/PM_UCA0CLK/COM4	30	I/O	LCD common output COM3 for LCD backplane General-purpose digital I/O with port interrupt and mappable secondary function Default mapping: eUSCI_A0 clock input/output LCD common output COM4 for LCD backplane					
P1.7/PM_UCB0CLK/COM5	32	I/O	General-purpose digital I/O with port interrupt and mappable secondary function Default mapping: eUSCI_B0 clock input/output LCD common output COM5 for LCD backplane					
P2.0/PM_UCB0SOMI/ PM_UCB0SCL/COM6/S39	33	I/O	General-purpose digital I/O with port interrupt and mappable secondary function Default mapping: eUSCI_B0 SPI slave out/master in; eUSCI_B0 I ² C clock LCD common output COM6 for LCD backplane LCD segment output S39					
P2.1/PM_UCB0SIMO/ PM_UCB0SDA/COM7/S38	34	I/O	General-purpose digital I/O with port interrupt and mappable secondary function Default mapping: eUSCI_B0 SPI slave in/master out; eUSCI_B0 I ² C data LCD common output COM7 for LCD backplane LCD segment output S38					
P2.2/PM_UCA2RXD/ PM_UCA2SOMI/S37	35	I/O	General-purpose digital I/O with port interrupt and mappable secondary function Default mapping: eUSCI_A2 UART receive data; eUSCI_A2 SPI slave out/master in LCD segment output S37					
P2.3/PM_UCA2TXD/ PM_UCA2SIMO/S36	36	I/O	General-purpose digital I/O with port interrupt and mappable secondary function Default mapping: eUSCI_A2 UART transmit data; eUSCI_A2 SPI slave in/master out LCD segment output S36					
P2.4/PM_UCA1CLK/S35	37	I/O	General-purpose digital I/O with port interrupt and mappable secondary function Default mapping: eUSCI_A1 clock input/output LCD segment output S35					

www.ti.com

TERMINAL								
NAME	NO.	I/O ⁽¹⁾	DESCRIPTION					
P2.5/PM_UCA2CLK/S34	PN 38	I/O	General-purpose digital I/O with port interrupt and mappable secondary function Default mapping: eUSCI_A2 clock input/output LCD segment output S34					
P2.6/PM_TA1.0/S33	39	I/O	General-purpose digital I/O with port interrupt and mappable secondary function Default mapping: Timer TA1 capture CCR0: CCI0A input, compare: Out0 output LCD segment output S33					
P2.7/PM_TA1.1/S32	40	I/O	General-purpose digital I/O with port interrupt and mappable secondary function Default mapping: Timer TA1 capture CCR1: CCI1A input, compare: Out1 output LCD segment output S32					
P3.0/PM_TA2.0/S31/BSL_TX	41	I/O	General-purpose digital I/O with mappable secondary function Default mapping: Timer TA2 capture CCR0: CCI0A input, compare: Out0 output LCD segment output S31 Bootloader: Data transmit					
P3.1/PM_TA2.1/S30/BSL_RX	42	I/O	General-purpose digital I/O with mappable secondary function Default mapping: Timer TA2 capture CCR1: CCI1A input, compare: Out1 output LCD segment output S30 Bootloader: Data receive					
P3.2/PM_TACLK/PM_RTCCLK/ S29	43	I/O	General-purpose digital I/O with mappable secondary function Default mapping: Timer clock input TACLK for TA0, TA1, TA2, TA3; RTCCLK clock output LCD segment output S29					
P3.3/PM_TA0.2/S28	44	I/O	General-purpose digital I/O with mappable secondary function Default mapping: Timer TA0 capture CCR2: CCI2A input, compare: Out2 output LCD segment output S28					
P3.4/PM_SDCLK/S27	45	I/O	General-purpose digital I/O with mappable secondary function Default mapping: SD24_B bitstream clock input/output LCD segment output S27					
P3.5/PM_SD0DIO/S26	46	I/O	General-purpose digital I/O with mappable secondary function Default mapping: SD24_B converter-0 bitstream data input/output LCD segment output S26					
P3.6/PM_SD1DIO/S25	47	I/O	General-purpose digital I/O with mappable secondary function Default mapping: SD24_B converter-1 bitstream data input/output LCD segment output S25					
P3.7/PM_SD2DIO/S24	48	I/O	General-purpose digital I/O with mappable secondary function Default mapping: SD24_B converter-2 bitstream data input/output (not available on F672x devices) LCD segment output S24					



TERMINAL			
NAME	NO. PN	I/O ⁽¹⁾	DESCRIPTION
P4.0/S23	49	I/O	General-purpose digital I/O LCD segment output S23
P4.1/S22	50	I/O	General-purpose digital I/O LCD segment output S22
P4.2/S21	51	I/O	General-purpose digital I/O LCD segment output S21
P4.3/S20	52	I/O	General-purpose digital I/O LCD segment output S20
P4.4/S19	53	I/O	General-purpose digital I/O LCD segment output S19
P4.5/S18	54	I/O	General-purpose digital I/O LCD segment output S18
P4.6/S17	55	I/O	General-purpose digital I/O LCD segment output S17
P4.7/S16	56	I/O	General-purpose digital I/O LCD segment output S16
P5.0/S15	57	I/O	General-purpose digital I/O LCD segment output S15
P5.1/S14	58	I/O	General-purpose digital I/O LCD segment output S14
DVSYS ⁽³⁾	59		Digital power supply for I/Os
DVSS	60		Digital ground supply
P5.2/S13	61	I/O	General-purpose digital I/O LCD segment output S13
P5.3/S12	62	I/O	General-purpose digital I/O LCD segment output S12
P5.4/S11	63	I/O	General-purpose digital I/O LCD segment output S11
P5.5/S10	64	I/O	General-purpose digital I/O LCD segment output S10
P5.6/S9	65	I/O	General-purpose digital I/O LCD segment output S9
P5.7/S8	66	I/O	General-purpose digital I/O LCD segment output S8

www.ti.com

TERMINAL							
NAME	NO.	I/O ⁽¹⁾	DESCRIPTION				
	PN						
P6.0/S7	67	I/O	General-purpose digital I/O				
			LCD segment output S7				
P6.1/S6	68	I/O	General-purpose digital I/O				
			LCD segment output S6				
P6.2/S5	69	I/O	General-purpose digital I/O				
			LCD segment output S5				
P6.3/S4	70	I/O	General-purpose digital I/O				
			LCD segment output S4				
P6.4/S3	71	I/O	General-purpose digital I/O				
			LCD segment output S3				
P6.5/S2	72	I/O	General-purpose digital I/O				
			LCD segment output S2				
P6.6/S1	73	I/O	General-purpose digital I/O				
			LCD segment output S1				
P6.7/S0		I/O	General-purpose digital I/O				
			LCD segment output S0				
TEST/SBWTCK	75	1	Test mode pin – select digital I/O on JTAG pins				
			Spy-Bi-Wire input clock				
DI O/OMOLIVEDO	70	1/0	General-purpose digital I/O				
PJ.0/SMCLK/TDO	76	I/O	SMCLK clock output				
			Test data output				
PJ.1/MCLK/TDI/TCLK	77	I/O	General-purpose digital I/O				
			MCLK clock output Test data input or Test clock input				
			General-purpose digital I/O				
PJ.2/ADC10CLK/TMS	78	I/O	ADC10_A clock output				
			Test mode select				
			General-purpose digital I/O				
PJ.3/ACLK/TCK	79	I/O	ACLK clock output				
			Test clock				
			Reset input active low ⁽⁵⁾				
RST/NMI/SBWTDIO	80	I/O	Nonmaskable interrupt input				
			Spy-Bi-Wire data input/output				

⁽⁵⁾ When this pin is configured as reset, the internal pullup resistor is enabled by default.





Specifications

All graphs in this section are for typical conditions, unless otherwise noted.

Typical (TYP) values are specified at $V_{CC} = 3.3 \text{ V}$ and $T_A = 25^{\circ}\text{C}$, unless otherwise noted.

5.1 **Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage applied at DVCC to DV	/SS	-0.3	4.1	V
Voltage applied to pins ⁽²⁾	All pins except VCORE ⁽³⁾ , SD24_B input pins (SD0N0, SD0P0, SD1N0, SD1P0, SD2N0, SD2P0) ⁽⁴⁾ , AUXVCC1, AUXVCC2, and AUXVCC3 ⁽⁵⁾	-0.3	V _{CC} + 0.3	V
Diode current at pins	All pins except SD24_B input pins (SD0N0, SD0P0, SD1N0, SD1P0, SD2N0, SD2P0)		±2	mA
	SD0N0, SD0P0, SD1N0, SD1P0, SD2N0, SD2P0 ⁽⁶⁾		2	
Maximum junction temperature	e, T _J		95	°C
Storage temperature, T _{stg} ⁽⁷⁾	,		150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- See Table 5-35 for SD24_B specifications.
- See Table 5-18 for AUX specifications.
- A protection diode is connected to V_{CC} for the SD24_B input pins. No protection diode is connected to V_{SS} .
- Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

5.2 **ESD Ratings**

			VALUE	UNIT
\/	Floatrootatia diaabaraa	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1000	.,
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±250	v

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±1000 V may actually have higher performance.

5.3 **Recommended Operating Conditions**

			MIN	NOM	MAX	UNIT
Vcc		PMMCOREVx = 0	1.8		3.6	
	Supply voltage during program execution and flash	PMMCOREVx = 0, 1	2.0		3.6	V
	Supply voltage during program execution and flash programming, $V_{(AVCC)} = V_{(DVCC)} = V_{CC}$ (1)(2)	PMMCOREVx = 0, 1, 2	2.2		3.6	
		PMMCOREVx = 0, 1, 2, 3	2.4		3.6	
V _{SS}	Supply voltage $V_{(AVSS)} = V_{(DVSS)} = V_{SS}$			0		V
T _A	Operating free-air temperature		-40		85	°C
T_{J}	Operating junction temperature		-40		85	°C
C _{VCORE}	Recommended capacitor at VCORE ⁽³⁾		470		nF	
C _{DVCC} /C _{VCORE}	Capacitor ratio of DVCC to VCORE		10			

All voltages referenced to $V_{SS} = V_{(DVSS)} = V_{(AVSS)}$. VCORE is for internal device use only. Do not apply external DC loading or voltage.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±250 V may actually have higher performance.

⁽¹⁾ TI recommends powering AVCC and DVCC from the same source. A maximum difference of 0.3 V between V_(AVCC) and V_(DVCC) can be tolerated during power up and operation.

The minimum supply voltage is defined by the supervisor SVS levels when it is enabled. See the Table 5-13 threshold parameters for the exact values and further details.

A capacitor tolerance of ±20% or better is required. (3)




Recommended Operating Conditions (continued)

_			MIN	NOM	MAX	UNIT
		PMMCOREVx = 0, 1.8 $V \le V_{CC} \le 3.6 V$ (default condition)	0		8.0	
fsystem	Processor frequency (maximum MCLK frequency) (4) (5)	PMMCOREVx = 1, 2.0 V ≤ V _{CC} ≤ 3.6 V	0		12.0	MHz
	(see Figure 5-1)	PMMCOREVx = 2, 2.2 V ≤ V _{CC} ≤ 3.6 V	0		20.0	
		PMMCOREVx = 3, 2.4 V ≤ V _{CC} ≤ 3.6 V	0		25.0	
I _{LOAD, DVCCD}	Maximum load current that can be drawn from DVCC for $(I_{LOAD} = I_{CORE} + I_{IO})$	or core and IO			20	mA
I _{LOAD, AUX1D}	Maximum load current that can be drawn from AUXVC0 ($I_{LOAD} = I_{CORE} + I_{IO}$)	C1 for core and IO			20	mA
I _{LOAD, AUX2D}	Maximum load current that can be drawn from AUXVC0 ($I_{LOAD} = I_{CORE} + I_{IO}$)	C2 for core and IO			20	mA
I _{LOAD, AVCCA}	Maximum load current that can be drawn from AVCC fo $(I_{LOAD} = I_{Modules})$	or analog modules			10	mA
I _{LOAD, AUX1A}	Maximum load current that can be drawn from AUXVC0 ($I_{LOAD} = I_{Modules}$)			5	mA	
I _{LOAD, AUX2A}	Maximum load current that can be drawn from AUXVC($(I_{LOAD} = I_{Modules})$	C2 for analog modules			5	mA

⁽⁴⁾ The MSP430 CPU is clocked directly with MCLK. Both the high and low phases of MCLK must not exceed the pulse duration of the specified maximum frequency.

⁽⁵⁾ Modules may have a different maximum input clock specification. See the specification of the respective module in this data sheet.



The numbers within the fields denote the supported PMMCOREVx settings.

Figure 5-1. Maximum System Frequency



Active Mode Supply Current Into V_{CC} Excluding External Current 5.4

over recommended operating free-air temperature (unless otherwise noted)(1) (2) (3)

PARAMETER	EXECUTION MEMORY			FREQUENCY $(f_{DCO} = f_{MCLK} = f_{SMCLK})$																
		V _{cc}	PMMCOREVx	1 MHz		8 MHz		12 MHz		20 MHz		25 MHz		UNIT						
				TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX							
. (4)			0	0.32	0.36	2.10	2.30													
	Flash	Flash 3.0 V	1	0.36		2.39		3.54	3.90					mA						
I _{AM, Flash} (4)			2	0.39		2.65		3.94		6.54	7.23									
			3	0.42		2.82		4.20		6.96		8.65	9.54							
			0	0.20	0.22	1.10	1.22													
I _{AM, RAM} ⁽⁵⁾	DAM	201/	1	0.22		1.30		1.90	2.10					A						
	RAM	RAM 3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	2	0.24		1.45		2.15		3.55	4.0			mA
			3	0.26		1.55		2.30		3.80		4.70	5.30							

All inputs are tied to 0 or to V_{CC} . Outputs do not source or sink any current. The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF.

Characterized with program executing typical data processing. f_{ACLK} = 32786 Hz, f_{DCO} = f_{MCLK} = f_{SMCLK} at specified frequency. XTS = CPUOFF = SCG0 = SCG1 = OSCOFF = SMCLKOFF = 0.

Active mode supply current when program executes in flash at a nominal supply voltage of 3 V.

Active mode supply current when program executes in RAM at a nominal supply voltage of 3 V.



Low-Power Mode Supply Currents (Into V_{cc}) Excluding External Current 5.5

						TE	MPERAT	TURE (T _A)				
	PARAMETER	V _{cc}	PMMCOREVx PMMCOREVX	-40°	C.	25°	С	60°	C	85°0	3	UNIT
				TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	
	1 0(3)(4)	2.2 V	0	75		78	87	81		84	96	
I _{LPM0,1MHz}	Low-power mode 0 ⁽³⁾⁽⁴⁾	3.0 V	3	85		89	99	93		98	110	μA
		2.2 V	0	5.9		6.2	9	6.9		9.4	17	
I _{LPM2} Low-power mode 2 ⁽⁵⁾⁽⁴⁾	3.0 V	3	6.9		7.4	10	8.4		11	19	μA	
			0	1.4		1.7		2.5		4.9		
I _{LPM3,XT1LF} Low-power mode 3, crystal mode ⁽⁶⁾⁽⁴⁾	Low-power mode 3, crystal mode (6)(4)	2.2 V	1	1.5		1.9		2.7		5.2		μA
	mode		2	1.7		2.0		2.9		5.5		
	Low-power mode 3, crystal mode ^{(6) (4)}		0	2.2		2.5	3.1	3.3		5.5	12.7	
I _{LPM3,XT1LF}		3.0 V	1	2.3		2.7		3.5		5.8		μA
			2	2.5		2.9		3.7		6.1		F''
			3	2.5		2.9	3.5	3.7		6.1	14.0	
			0	1.4		1.7	2.2	2.4		4.5	11.5	μА
	Low-power mode 3,	3.0 V	1	1.5		1.8		2.5		4.7		
I _{LPM3,VLO}	VLO mode ⁽⁷⁾⁽⁴⁾	3.0 V	2	1.6		1.9		2.7		4.9		
			3	1.6		1.9	2.4	2.7		5.0	12.7	
			0	1.3		1.6	2.0	2.3		4.4	11.1	
	Low-power mode 4 ⁽⁸⁾⁽⁴⁾	3.0 V	1	1.4		1.6		2.4		4.5		
I _{LPM4}	Low-power mode 4	3.0 V	2	1.4		1.7		2.5		4.8		μA
			3	1.4		1.7	2.2	2.5		4.8	12.2	
	Low-power mode 3.5, RTC	2.2 V		0.65		0.80		0.90		1.30		
I _{LPM3.5}	active on AUXVCC3 ⁽⁹⁾	3.0 V		1.16		1.24	2.05	1.43		1.87	2.71	μA
I _{LPM4.5}	Low-power mode 4.5 ⁽¹⁰⁾	3.0 V		0.70		0.78	1.05	0.90		1.20	1.85	μA

- (1) All inputs are tied to 0 V or to V_{CC}. Outputs do not source or sink any current.
 (2) The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF.
- Current for watchdog timer clocked by SMCLK included. ACLK = low-frequency crystal operation (XTS = 0, XT1DRIVEx = 0). CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 0 (LPM0), f_{ACLK} = 32768 Hz, f_{MCLK} = 0 MHz, f_{SMCLK} = f_{DCO} = 1 MHz
- Current for brownout, high-side supervisor (SVS_I) normal mode included. Low-side supervisor (SVS_I) and low-side monitor (SVM_L) disabled. High-side monitor (SVMH) disabled. RAM retention enabled.
- Current for watchdog timer clocked by ACLK and RTC clocked by XT1 included. ACLK = low-frequency crystal operation (XTS = 0, XT1DRIVEx = 0). CPUOFF = 1, SCG0 = 0, SCG1 = 1, OSCOFF = 0 (LPM2), f_{ACLK} = 32768 Hz, f_{MCLK} = 0 MHz, f_{SMCLK} = f_{DCO} = 0 MHz, DCO setting
- = 1-MHz operation, DCO bias generator enabled. (6) Current for watchdog timer clocked by ACLK and RTC clocked by XT1 included. ACLK = low-frequency crystal operation (XTS = 0,
- CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3), f_{ACLK} = 32768 Hz, f_{MCLK} = f_{DCO} = 0 MHz (7) Current for watchdog timer clocked by ACLK included. RTC is disabled (RTCHOLD = 1). ACLK = VLO.
- CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3), $f_{ACLK} = f_{VLO}$, $f_{MCLK} = f_{SMCLK} = f_{DCO} = 0$ MHz (8) CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1 (LPM4), $f_{DCO} = f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0$ MHz (9) $f_{DCO} = f_{MCLK} = f_{SMCLK} = 0$ MHz, $f_{ACLK} = 32768$ Hz, PMMREGOFF = 1, RTC active on AUXVCC3 supply (10) $f_{DCO} = f_{MCLK} = f_{SMCLK} = 0$ MHz, $f_{ACLK} = 0$ Hz, PMMREGOFF = 1



5.6 Low-Power Mode With LCD Supply Currents (Into V_{CC}) Excluding External Current

						TE	MPERA	TURE (T	A)			
	PARAMETER		PMMCOREVx	-40	°C	25°C		60°C		85°C		UNIT
				TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	
	Low-power mode 3		0	2.4		2.9	3.6	3.8		5.8	12.2	
I _{LPM3} LCD,	(LPM3) current, LCD 4- mux mode, internal	2.2 V	1	2.5		3.1		4.0		6.0		μΑ
int. bias	biasing, charge pump disabled (3)(4)	2.2	2	2.6		3.3	3.9	4.2		6.3	13.4	μ, ,
I _{LPM3}	Low-power mode 3 (LPM3) current, LCD 4- mux mode, internal biasing, charge pump		0	2.8		3.2	3.9	4.1		6.4	13.3	
		3.0 V	1	2.9		3.4		4.3		6.7		μА
LCD, int. bias			2	3.1		3.6		4.5		7.0		
	disabled ⁽³⁾⁽⁴⁾		3	3.1		3.6	4.5	4.5		7.0	14.7	
			0			3.8						
		2.2 V	1			3.9						
	Low-power mode 3 (LPM3) current, LCD 4-		2			4.0						
I _{LPM3} LCD,CP	mux mode, internal		0			4.0						μΑ
LOD,OI	biasing, charge pump enabled ^{(3) (5)}	3.0 V	1			4.1						
			2			4.2						
			3			4.2						

⁽¹⁾ All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current.

⁽²⁾ The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF.

⁽³⁾ Current for watchdog timer clocked by ACLK and RTC clocked by XT1 included. ACLK = low-frequency crystal operation (XTS = 0, XT1DRIVEx = 0).

CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3), f_{ACLK} = 32768 Hz, f_{MCLK} = f_{DCO} = 0 MHz Current for brownout, high-side supervisor (SVS_L) normal mode included. Low-side supervisor (SVS_L) and low-side monitor (SVM_L) disabled. High-side monitor (SVM_H) disabled. RAM retention enabled.

⁽⁴⁾ LCDMx = 11 (4-mux mode), LCDREXT = 0, LCDEXTBIAS = 0 (internal biasing), LCD2B = 0 (1/3 bias), LCDCPEN = 0 (charge pump disabled), LCDSSEL = 0, LCDPREx = 101, LCDDIVx = 00011 (f_{LCD} = 32768 Hz / 32 / 4 = 256 Hz) Even segments S0, S2, ... = 0 and odd segments S1, S3, ... = 1. No LCD panel load.

⁽⁵⁾ LCDMx = 11 (4-mux mode), LCDREXT = $\bar{0}$, LCDEXTBIAS = 0 (internal biasing), LCD2B = 0 (1/3 bias), LCDCPEN = 1 (charge pump enabled), VLCDx = 1000 (V_{LCD} = 3 V, typical), LCDSSEL = 0, LCDPREx = 101, LCDDIVx = 00011 (f_{LCD} = 32768 Hz / 32 / 4 = 256 Hz) Even segments S0, S2, ... = 0 and odd segments S1, S3, ... = 1. No LCD panel load.



5.7 Thermal Resistance Characteristics

	THERMAL METRIC ⁽¹⁾ (2)		VALUE	UNIT
D ₀	lunction to push joint the sunch position on atill oil	LQFP 80 (PN)	46.3	90044
$R\theta_{JA}$	Junction-to-ambient thermal resistance, still air	LQFP 100 (PZ)	45.6	°C/W
Do	Junction-to-case (top) thermal resistance	LQFP 80 (PN)	11.5	00/11/
$R\theta_{JC(TOP)}$		LQFP 100 (PZ)	11.0	°C/W
Rθ _{JC(BOTTOM)}	Junction-to-case (bottom) thermal resistance	LQFP 80 (PN)	N/A ⁽³⁾	0000
		LQFP 100 (PZ)	N/A	°C/W
Do.	Junction-to-board thermal resistance	LQFP 80 (PN)	21.9	0000
$R\theta_{JB}$		LQFP 100 (PZ)	23.4	°C/W
NT/	handle to a select the	LQFP 80 (PN)	0.5	0000
Ψ_{JT}	Junction-to-package-top thermal characterization parameter	LQFP 100 (PZ)	0.4	°C/W
),T	harden to be and the sound observed as a second of	LQFP 80 (PN)	21.6	0000
Ψ_{JB}	Junction-to-board thermal characterization parameter	LQFP 100 (PZ)	23.0	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

⁽²⁾ These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [Rθ_{JC}] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:

[•] JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions - Natural Convection (Still Air)

JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages

JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages

JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements

⁽³⁾ N/A = not applicable



5.8 Digital I/O Ports

Table 5-1 lists the characteristics of the schmitt-trigger Inputs.

Table 5-1. Schmitt-Trigger Inputs – General-Purpose I/O

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V _{IT+} F	Positive-going input threshold voltage		1.8 V	0.80		1.40	\
			3 V	1.50		2.10	V
V _{IT-}	Negative-going input threshold voltage		1.8 V	0.45		1.00	V
			3 V	0.75		1.65	V
/	Input voltage hysteresis (V _{IT+} – V _{IT-})		1.8 V	0.3		0.85	V
V_{hys}			3 V	0.4		1.0	V
R _{Pull}	Pullup or pulldown resistor ⁽¹⁾	For pullup: $V_{IN} = V_{SS}$ For pulldown: $V_{IN} = V_{CC}$		20	35	50	kΩ
CI	Input capacitance	$V_{IN} = V_{SS}$ or V_{CC}			5		pF

⁽¹⁾ Also applies to RST pin when pullup or pulldown resistor is enabled.

Table 5-2 lists the characteristics of the P1 and P2 inputs.

Table 5-2. Inputs – Ports P1 and P2⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN	MAX	UNIT
t _(int) External interrupt timing ⁽²⁾	Port P1, P2: P1.x to P2.x, External trigger pulse duration to set interrupt flag	2.2 V, 3 V	20		ns

- (1) Some devices may contain additional ports with interrupts. See the block diagram and terminal function descriptions.
- (2) An external signal sets the interrupt flag every time the minimum interrupt pulse duration t_(int) is met. It might be set by trigger signals shorter than t_(int).

Table 5-3 lists the characteristics of the GPIO leakage current.

Table 5-3. Leakage Current - General-Purpose I/O

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN MAX	UNIT
I _{lkg(Px.y)}	High-impedance leakage current	See (1)(2)	1.8 V, 3 V	±50	nA

- (1) The leakage current is measured with VSS or VCC applied to the corresponding pins, unless otherwise noted.
- (2) The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup or pulldown resistor is disabled.

Table 5-4 lists the characteristics of the full drive strength GPIO output.

Table 5-4. Outputs - General-Purpose I/O (Full Drive Strength)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	MAX	UNIT
		$I_{(OHmax)} = -3 \text{ mA}^{(1)}$	1.8 V	V _{CC} - 0.25	V_{CC}	
V _{OH} Hi		$I_{(OHmax)} = -10 \text{ mA}^{(1)}$	1.0 V	V _{CC} - 0.60	V_{CC}	V
	nigii-ievei output voitage	$I_{(OHmax)} = -5 \text{ mA}^{(1)}$	2.1/	V _{CC} - 0.25	V_{CC}	V
		$I_{(OHmax)} = -15 \text{ mA}^{(1)}$	3 V	V _{CC} - 0.60	V_{CC}	
		$I_{(OLmax)} = 3 \text{ mA}^{(2)}$	4.0.1/	V_{SS}	$V_{SS} + 0.25$	V
\/		$I_{(OLmax)} = 10 \text{ mA}^{(3)}$	1.8 V	V _{SS}	$V_{SS} + 0.60$	
V _{OL}	Low-level output voltage	$I_{(OLmax)} = 5 \text{ mA}^{(2)}$	3 V	V _{SS}	$V_{SS} + 0.25$	
		I _(OLmax) = 15 mA ⁽³⁾		V _{SS}	$V_{SS} + 0.60$	

- (1) The maximum total current, I_(OHmax), for all outputs combined should not exceed ±20 mA to hold the maximum voltage drop specified. See Section 5.3 for more details.
- (2) The maximum total current, I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.
- (3) The maximum total current, I_(OLmax), for all outputs combined should not exceed ±100 mA to hold the maximum voltage drop specified.



5.8.1 Typical Characteristics – General-Purpose I/O (Full Drive Strength)






Table 5-5 lists the characteristics of the reduced drive strength GPIO output.

Table 5-5. Outputs - General-Purpose I/O (Reduced Drive Strength)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
V _{OH} High-level output		$I_{(OHmax)} = -1 \text{ mA}^{(2)}$	1.8 V	V _{CC} - 0.25	V_{CC}	
	Lligh lovel output voltage	$I_{(OHmax)} = -3 \text{ mA}^{(2)}$	1.0 V	$V_{CC} - 0.60$	V_{CC}	V
	High-level output voltage	$I_{(OHmax)} = -2 \text{ mA}^{(2)}$	201/	V _{CC} - 0.25	V_{CC}	V
		$I_{(OHmax)} = -6 \text{ mA}^{(2)}$	3.0 V	V _{CC} - 0.60	V_{CC}	
		$I_{(OLmax)} = 1 \text{ mA}^{(3)}$	1.8 V	V _{SS}	$V_{SS} + 0.25$	
/	Low lovel output valtage	$I_{(OLmax)} = 3 \text{ mA}^{(4)}$	1.0 V	V _{SS}	$V_{SS} + 0.60$	V
V _{OL}	Low-level output voltage	$I_{(OLmax)} = 2 \text{ mA}^{(3)}$	3.0 V	V _{SS}	$V_{SS} + 0.25$	V
		$I_{(OLmax)} = 6 \text{ mA}^{(4)}$		V _{SS}	V _{SS} + 0.60	

⁽¹⁾ Selecting reduced drive strength may reduce EMI.

⁽²⁾ The maximum total current, I_(OHmax), for all outputs combined should not exceed ±20 mA to hold the maximum voltage drop specified. See Section 5.3 for more details.

⁽³⁾ The maximum total current, I_(OLmax), for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified.

⁽⁴⁾ The maximum total current, I_(OLmax), for all outputs combined, should not exceed ±100 mA to hold the maximum voltage drop specified.



5.8.2 Typical Characteristics – General-Purpose I/O (Reduced Drive Strength)






Table 5-6 lists the characteristics of the GPIO output frequency.

Table 5-6. Output Frequency - General-Purpose I/O

PARAMETER		TEST CONDITION	MIN	MAX	UNIT	
f _{Px.y}	Port output frequency (with load)	See (1)(2)	V _{CC} = 1.8 V, PMMCOREVx = 0	16		N 1 1 -
		See (7/-7	V _{CC} = 3 V, PMMCOREVx = 3		25	MHz
f _{Port_CLK} Clock output frequency	ACLK, SMCLK, MCLK,	V _{CC} = 1.8 V, PMMCOREVx = 0	16		MHz	
	Clock output frequency	ACLK, SMCLK, MCLK, C _L = 20 pF ⁽²⁾	V _{CC} = 3 V, PMMCOREVx = 3		25	IVI□Z

⁽¹⁾ A resistive divider with 2 x R1 between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider. For full drive strength, R1 = 550 Ω . For reduced drive strength, R1 = 1.6 k Ω . C_L = 20 pF is connected to the output to V_{SS} .

⁽²⁾ The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.



5.9 Clock Specifications

Table 5-7 lists the characteristics of the XT1 oscillator in low-frequency mode.

Table 5-7. Crystal Oscillator, XT1, Low-Frequency Mode⁽¹⁾

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		$f_{OSC} = 32768 \text{ Hz}, \text{ XTS} = 0, \text{ XT1BYPASS} = 0, \\ \text{XT1DRIVEx} = 1, \text{ T}_{A} = 25^{\circ}\text{C}$			0.075		
$\Delta I_{DVCC.LF}$	crystal current consumption from lowest drive setting, LF	$f_{OSC} = 32768 \text{ Hz}, \text{ XTS} = 0, \text{ XT1BYPASS} = 0, \\ \text{XT1DRIVEx} = 2, \text{ T}_{A} = 25^{\circ}\text{C}$	3.0 V		0.170		μΑ
	mode	$f_{OSC} = 32768 \text{ Hz}, \text{ XTS} = 0, \text{ XT1BYPASS} = 0, \\ \text{XT1DRIVEx} = 3, \text{ T}_{A} = 25^{\circ}\text{C}$			0.290		
f _{XT1,LF0}	XT1 oscillator crystal frequency, LF mode	XTS = 0, XT1BYPASS = 0			32768		Hz
f _{XT1,LF,SW}	XT1 oscillator logic-level square-wave input frequency, LF mode	XTS = 0, XT1BYPASS = 1 ⁽²⁾ (3)		10	32.768	50	kHz
	Oscillation allowance for LF crystals ⁽⁴⁾	$XTS = 0$, $XT1BYPASS = 0$, $XT1DRIVEx = 0$, $f_{XT1,LF} = 32768$ Hz, $C_{L,eff} = 6$ pF			210		1.0
OA _{LF}		$XTS = 0$, $XT1BYPASS = 0$, $XT1DRIVEx = 1$, $f_{XT1,LF} = 32768$ Hz, $C_{L,eff} = 12$ pF			300		kΩ
		$XTS = 0, XCAPx = 0^{(6)}$			1		
0	Integrated effective load	XTS = 0, $XCAPx = 1$			5.5		
$C_{L,eff}$	capacitance, LF mode (5)	XTS = 0, XCAPx = 2			8.5		pF
		XTS = 0, XCAPx = 3			12.0		
	Duty cycle, LF mode	$XTS = 0$, Measured at ACLK, $f_{XT1,LF} = 32768 \text{ Hz}$		30%		70%	
f _{Fault,LF}	Oscillator fault frequency, LF mode ⁽⁷⁾	$XTS = 0^{(8)}$		10		10000	Hz
	Start-up time, LF mode	$f_{OSC} = 32768 \text{ Hz}, \text{ XTS} = 0, \text{ XT1BYPASS} = 0, \\ \text{XT1DRIVEx} = 0, \text{ T}_{A} = 25^{\circ}\text{C}, \text{ C}_{L,eff} = 6 \text{ pF}$	201/	1000			
t _{START,LF}		f _{OSC} = 32768 Hz, XTS = 0, XT1BYPASS = 0, XT1DRIVEx = 3, T _A = 25°C, C _{L,eff} = 12 pF	3.0 V		500		ms

- (1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.
 - Keep the trace between the device and the crystal as short as possible.
 - Design a good ground plane around the oscillator pins.
 - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - Use assembly materials and processes that avoid any parasitic load on the oscillator XIN and XOUT pins.
 - If conformal coating is used, make sure that it does not induce capacitive or resistive leakage between the oscillator pins.
- When XT1BYPASS is set, XT1 circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger inputs section of this data sheet.
- Maximum frequency of operation of the entire device cannot be exceeded.
- Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the XT1DRIVEx settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following guidelines, but should be evaluated based on the actual crystal selected for the application:

 - For XT1DRIVEx = 0, $C_{L,eff} \le 6$ pF. For XT1DRIVEx = 1, 6 pF $\le C_{L,eff} \le 9$ pF.
 - For XT1DRIVEx = 2, 6 pF \leq C_{L,eff} \leq 10 pF.
- For XT1DRIVEx = 3, C_{L,eff} ≥ 6 pF.
 Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, TI recommends verifying the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
- Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies between the MIN and MAX specifications might set the flag.
- Measured with logic-level input frequency but also applies to operation with crystals.



Table 5-8 lists the characteristics of the VLO.

Table 5-8. Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f_{VLO}	VLO frequency	Measured at ACLK	1.8 V to 3.6 V	6	9.4	15	kHz
df_{VLO}/d_{T}	VLO frequency temperature drift	Measured at ACLK ⁽¹⁾	1.8 V to 3.6 V		0.5		%/°C
df_{VLO}/dV_{CC}	VLO frequency supply voltage drift	Measured at ACLK ⁽²⁾	1.8 V to 3.6 V		4		%/V
	Duty cycle	Measured at ACLK	1.8 V to 3.6 V	30%		70%	

- (1) Calculated using the box method: (MAX(-40°C to 85°C) MIN(-40°C to 85°C)) / MIN(-40°C to 85°C) / (85°C (-40°C))
- (2) Calculated using the box method: (MAX(1.8 V to 3.6 V) MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V 1.8 V)

Table 5-9 lists the characteristics of the REFO.

Table 5-9. Internal Reference, Low-Frequency Oscillator (REFO)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP	MAX	UNIT
I _{REFO}	REFO oscillator current consumption	T _A = 25°C	1.8 V to 3.6 V	3		μΑ
	REFO frequency calibrated	Measured at ACLK	1.8 V to 3.6 V	32768		Hz
f _{REFO}	REFO absolute tolerance calibrated	Full temperature range	1.8 V to 3.6 V		±3.5%	
		$T_A = 25^{\circ}C$	3 V		±1.5%	
df_{REFO}/d_{T}	REFO frequency temperature drift	Measured at ACLK ⁽¹⁾	1.8 V to 3.6 V	0.01		%/°C
df_{REFO}/dV_{CC}	REFO frequency supply voltage drift	Measured at ACLK ⁽²⁾	1.8 V to 3.6 V	1.0		%/V
	Duty cycle	Measured at ACLK	1.8 V to 3.6 V	40% 50%	60%	
t _{START}	REFO start-up time	40%/60% duty cycle	1.8 V to 3.6 V	25		μs

- (1) Calculated using the box method: $(MAX(-40^{\circ}C \text{ to } 85^{\circ}C) MIN(-40^{\circ}C \text{ to } 85^{\circ}C)) / MIN(-40^{\circ}C \text{ to } 85^{\circ}C) / (85^{\circ}C (-40^{\circ}C))$
- (2) Calculated using the box method: (MAX(1.8 V to 3.6 V) MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V 1.8 V)



Table 5-10 lists the frequency characteristics of the DCO.

Table 5-10. DCO Frequency

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{DCO(0,0)}	DCO frequency (0, 0) ⁽¹⁾	DCORSELx = 0, $DCOx = 0$, $MODx = 0$	0.07		0.20	MHz
f _{DCO(0,31)}	DCO frequency (0, 31) ⁽¹⁾	DCORSELx = 0, DCOx = 31, MODx = 0	0.70		1.70	MHz
f _{DCO(1,0)}	DCO frequency (1, 0) ⁽¹⁾	DCORSELx = 1, $DCOx = 0$, $MODx = 0$	0.15		0.36	MHz
f _{DCO(1,31)}	DCO frequency (1, 31) ⁽¹⁾	DCORSELx = 1, $DCOx = 31$, $MODx = 0$	1.47		3.45	MHz
f _{DCO(2,0)}	DCO frequency (2, 0) ⁽¹⁾	DCORSELx = 2, $DCOx = 0$, $MODx = 0$	0.32		0.75	MHz
f _{DCO(2,31)}	DCO frequency (2, 31) ⁽¹⁾	DCORSELx = 2, DCOx = 31, MODx = 0	3.17		7.38	MHz
f _{DCO(3,0)}	DCO frequency (3, 0) ⁽¹⁾	DCORSELx = 3, $DCOx = 0$, $MODx = 0$	0.64		1.51	MHz
f _{DCO(3,31)}	DCO frequency (3, 31) ⁽¹⁾	DCORSELx = 3, DCOx = 31, MODx = 0	6.07		14.0	MHz
f _{DCO(4,0)}	DCO frequency (4, 0) ⁽¹⁾	DCORSELx = 4, DCOx = 0, MODx = 0	1.3		3.2	MHz
f _{DCO(4,31)}	DCO frequency (4, 31) ⁽¹⁾	DCORSELx = 4, DCOx = 31, MODx = 0	12.3		28.2	MHz
f _{DCO(5,0)}	DCO frequency (5, 0) ⁽¹⁾	DCORSELx = 5, DCOx = 0, MODx = 0	2.5		6.0	MHz
f _{DCO(5,31)}	DCO frequency (5, 31) ⁽¹⁾	DCORSELx = 5, DCOx = 31, MODx = 0	23.7		54.1	MHz
f _{DCO(6,0)}	DCO frequency (6, 0) ⁽¹⁾	DCORSELx = 6, $DCOx = 0$, $MODx = 0$	4.6		10.7	MHz
f _{DCO(6,31)}	DCO frequency (6, 31) ⁽¹⁾	DCORSELx = 6, DCOx = 31, MODx = 0	39.0		88.0	MHz
f _{DCO(7,0)}	DCO frequency (7, 0) ⁽¹⁾	DCORSELx = 7, DCOx = 0, MODx = 0	8.5		19.6	MHz
f _{DCO(7,31)}	DCO frequency (7, 31) ⁽¹⁾	DCORSELx = 7, DCOx = 31, MODx = 0	60		135	MHz
S _{DCORSEL}	Frequency step between range DCORSEL and DCORSEL + 1	$S_{RSEL} = f_{DCO(DCORSEL+1,DCO)}/f_{DCO(DCORSEL,DCO)}$	1.2		2.3	ratio
S _{DCO}	Frequency step between tap DCO and DCO + 1	$S_{DCO} = f_{DCO(DCORSEL,DCO+1)}/f_{DCO(DCORSEL,DCO)}$	1.02		1.12	ratio
	Duty cycle	Measured at SMCLK	40%	50%	60%	
df _{DCO} /dT	DCO frequency temperature drift	f _{DCO} = 1 MHz		0.1		%/°C
df _{DCO} /dV _{CORE}	DCO frequency voltage drift	f _{DCO} = 1 MHz		1.9		%/V

⁽¹⁾ When selecting the proper DCO frequency range (DCORSELx), the target DCO frequency, f_{DCO}, should be set to reside within the range of f_{DCO(n, 0),MAX} ≤ f_{DCO} ≤ f_{DCO(n, 31,MIN}, where f_{DCO(n, 0),MAX} represents the maximum frequency specified for the DCO frequency, range n, tap 0 (DCOx = 0) and f_{DCO(n,31),MIN} represents the minimum frequency specified for the DCO frequency, range n, tap 31 (DCOx = 31). This ensures that the target DCO frequency resides within the range selected. If the actual f_{DCO} frequency for the selected range causes the FLL or the application to select tap 0 or 31, the DCO fault flag is set to report that the selected range is at its minimum or maximum tap setting.




Figure 5-10. Typical DCO Frequency



5.10 Power-Management Module (PMM)

Table 5-11 lists the brownout characteristics of the PMM.

Table 5-11. PMM, Brownout Reset (BOR)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _(DVCC_BOR_IT-)	BOR_H on voltage, DV_CC falling level	$\mid dDV_{CC}/d_t \mid < 3 \text{ V/s}$			1.45	V
V _(DVCC_BOR_IT+)	BOR _H off voltage, DV _{CC} rising level	$\mid dDV_{CC}/d_t \mid < 3 \text{ V/s}$	0.80	1.30	1.50	V
V _(DVCC_BOR_hys)	BOR _H hysteresis		50		250	mV
t _{RESET} ⁽¹⁾	Pulse duration required at RST/NMI pin to accept a reset		2			μs

⁽¹⁾ Pulse much shorter than 2 µs might trigger reset.

Table 5-12 lists the core voltage characteristics of the PMM.

Table 5-12. PMM, Core Voltage

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
V _{CORE3} (AM)	Core voltage, active mode, PMMCOREV = 3	2.4 V ≤ DV _{CC} ≤ 3.6 V	1.93	V
V _{CORE2} (AM)	Core voltage, active mode, PMMCOREV = 2	2.2 V ≤ DV _{CC} ≤ 3.6 V	1.83	V
V _{CORE1} (AM)	Core voltage, active mode, PMMCOREV = 1	2.0 V ≤ DV _{CC} ≤ 3.6 V	1.62	V
V _{CORE0} (AM)	Core voltage, active mode, PMMCOREV = 0	$1.8 \text{ V} \leq \text{DV}_{\text{CC}} \leq 3.6 \text{ V}$	1.42	V
V _{CORE3} (LPM)	Core voltage, low-current mode, PMMCOREV = 3	2.4 V ≤ DV _{CC} ≤ 3.6 V	1.96	V
V _{CORE2} (LPM)	Core voltage, low-current mode, PMMCOREV = 2	2.2 V ≤ DV _{CC} ≤ 3.6 V	1.94	V
V _{CORE1} (LPM)	Core voltage, low-current mode, PMMCOREV = 1	2.0 V ≤ DV _{CC} ≤ 3.6 V	1.74	V
V _{CORE0} (LPM)	Core voltage, low-current mode, PMMCOREV = 0	1.8 V ≤ DV _{CC} ≤ 3.6 V	1.54	V



Table 5-13 lists the characteristics of the high-side SVS.

Table 5-13. PMM, SVS High Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SVSHE = 0, DV _{CC} = 3.6 V		0		^
I _(SVSH)	SVS current consumption	SVSHE = 1, DV _{CC} = 3.6 V, SVSHFP = 0		200		nA
		SVSHE = 1, DV _{CC} = 3.6 V, SVSHFP = 1		1.5		μΑ
		SVSHE = 1, SVSHRVL = 0	1.60	1.65	1.70	
V _{(e)(e)} it \	S)/C - an unitaria laval(1)	SVSHE = 1, SVSHRVL = 1	1.77	1.84	1.90	V
V _(SVSH_IT-)	SVS _H on voltage level ⁽¹⁾	SVSHE = 1, SVSHRVL = 2	1.97	2.04	2.10	V
		SVSHE = 1, SVSHRVL = 3	2.09	2.16	2.23	ī
	OVO - 4" - alta a a la val(1)	SVSHE = 1, SVSMHRRL = 0	1.68	1.74	1.80	
		SVSHE = 1, SVSMHRRL = 1	1.89	1.95	2.01	ī
		SVSHE = 1, SVSMHRRL = 2	2.08	2.14	2.21	
		SVSHE = 1, SVSMHRRL = 3	2.21	2.27	2.34	,
V(SVSH_IT+)	SVS _H off voltage level ⁽¹⁾	SVSHE = 1, SVSMHRRL = 4	2.35	2.41	2.49	V
		SVSHE = 1, SVSMHRRL = 5	2.65	2.72	2.80	ī
		SVSHE = 1, SVSMHRRL = 6	2.96	3.04	3.13	ī
		SVSHE = 1, SVSMHRRL = 7	2.96	3.04	3.13	ī
	0)/0	SVSHE = 1, dV _{DVCC} /dt = 10 mV/µs, SVSHFP = 1		2.5		
t _{pd(SVSH)}	SVS _H propagation delay	SVSHE = 1, $dV_{DVCC}/dt = 1 \text{ mV/}\mu\text{s}$, SVSHFP = 0		20		μs
	CVC as as aff dalay time	SVSHE = 0 → 1, SVSHFP = 1		12.5		
t _(SVSH)	SVS _H on or off delay time	SVSHE = $0 \rightarrow 1$, SVSHFP = 0		100		μs
dV _{DVCC} /dt	DV _{CC} rise time		0		1000	V/s

⁽¹⁾ The SVS_H settings available depend on the VCORE (PMMCOREVx) setting. Refer to the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430x5xx and MSP430x6xx Family User's Guide* on recommended settings and usage.

Table 5-14 lists the characteristics of the high-side SVM.

Table 5-14. PMM, SVM High Side

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SVMHE = 0, DV _{CC} = 3.6 V		0		Λ
I _(SVMH)	SVM _H current consumption	SVMHE = 1, DV_{CC} = 3.6 V, $SVMHFP$ = 0		200		nA
		SVMHE = 1, DV _{CC} = 3.6 V, SVMHFP = 1		1.5		μΑ
		SVMHE = 1, SVSMHRRL = 0	1.68	1.74	1.80	
		SVMHE = 1, SVSMHRRL = 1	1.89	1.95	2.01	
		SVMHE = 1, SVSMHRRL = 2	2.08	2.14	2.21	
	SVM _H on or off voltage level ⁽¹⁾	SVMHE = 1, SVSMHRRL = 3	2.21	2.27	2.34	
V _(SVMH)		SVMHE = 1, SVSMHRRL = 4	2.35	2.41	2.49	V
		SVMHE = 1, SVSMHRRL = 5	2.65	2.72	2.80	
		SVMHE = 1, SVSMHRRL = 6	2.96	3.04	3.13	
		SVMHE = 1, SVSMHRRL = 7	2.96	3.04	3.13	
		SVMHE = 1, SVMHOVPE = 1		3.79		
	C)/M propagation delay	SVMHE = 1, dV _{DVCC} /dt = 10 mV/µs, SVMHFP = 1		2.5		
t _{pd(SVMH)} SVM _H propagation delay		SVMHE = 1, $dV_{DVCC}/dt = 1 \text{ mV/}\mu\text{s}$, SVMHFP = 0		20		μs
	SVM on or off dolay time	SVMHE = 0 → 1, SVMHFP = 1		12.5		
t(SVMH)	SVM _H on or off delay time	SVMHE = $0 \rightarrow 1$, SVMHFP = 0		100		μs

⁽¹⁾ The SVM_H settings available depend on the VCORE (PMMCOREVx) setting. Refer to the Power Management Module and Supply Voltage Supervisor chapter in the MSP430x5xx and MSP430x6xx Family User's Guide on recommended settings and usage.



Table 5-15 lists the characteristics of the low-side SVS.

Table 5-15. PMM, SVS Low Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _(SVSL)	SVS _L current consumption	SVSLE = 0, PMMCOREV = 2		0		~ ^
		SVSLE = 1, PMMCOREV = 2, SVSLFP = 0		200		nA
		SVSLE = 1, PMMCOREV = 2, SVSLFP = 1		1.5		μA
+	CVC propagation dolor	SVSLE = 1, $dV_{CORE}/dt = 10 \text{ mV/}\mu\text{s}$, SVSLFP = 1		2.5		5
t _{pd} (SVSL)	SVS _L propagation delay	SVSLE = 1, $dV_{CORE}/dt = 1 \text{ mV/}\mu\text{s}$, SVSLFP = 0		20		μs
+	SVS _L on or off delay time	SVSLE = 0 → 1, SVSLFP = 1		12.5		5
t _(SVSL)		SVSLE = $0 \rightarrow 1$, SVSLFP = 0		100		μs

Table 5-16 lists the characteristics of the low-side SVM.

Table 5-16. PMM, SVM Low Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	- '	SVMLE = 0, PMMCOREV = 2		0		~ ^
I _(SVML)		SVMLE = 1, PMMCOREV = 2, SVMLFP = 0		200		nA
		SVMLE = 1, PMMCOREV = 2, SVMLFP = 1		1.5		μΑ
	SVM _L propagation delay	SVMLE = 1, dV _{CORE} /dt = 10 mV/µs, SVMLFP = 1		2.5		
t _{pd(SVML)}		SVMLE = 1, dV _{CORE} /dt = 1 mV/µs, SVMLFP = 0		20		μs
4	SVM _i on or off delay time	SVMLE = $0 \rightarrow 1$, SVMLFP = 1		12.5		110
t _(SVML)		SVMLE = $0 \rightarrow 1$, SVMLFP = 0		100		μs

Table 5-17 lists the wake-up times.

Table 5-17. Wake-up Times From Low-Power Modes and Reset

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
	Wake-up time from LPM2,	PMMCOREV = SVSMLRRL = n	f _{MCLK} ≥ 4 MHz		3	5	
t _{WAKE-UP-FAST}	$mode^{(1)} \qquad \qquad SVSLFP = 1 \qquad \qquad 4 N$	1 MHz < f _{MCLK} < 4 MHz		4	6	μs	
t _{WAKE-UP-SLOW}	Wake-up time from LPM2, LPM3, or LPM4 to active mode (2)(3)	PMMCOREV = SVSMLRRL = n (where n = 0, 1, 2, or 3), SVSLFP = 0			150	160	рs
t _{WAKE-UP-LPM4.5}	Wake-up time from LPM4.5 to active mode (4)				2	3	ms
t _{WAKE-UP-RESET}	Wake-up time from $\overline{\text{RST}}$ or BOR event to active $\text{mode}^{(4)}$				2	3	ms

- (1) This value represents the time from the wake-up event to the first active edge of MCLK. The wake-up time depends on the performance mode of the low-side supervisor (SVS_L) and low-side monitor (SVM_L). t_{WAKE-UP-FAST} is possible with SVS_L and SVM_L in full performance mode or disabled. For specific register settings, see the *Low-Side SVS and SVM Control and Performance Mode Selection* section in the *Power Management Module and Supply Voltage Supervisor* chapter of the *MSP430x5xx and MSP430x6xx Family User's Guide*.
- (2) This value represents the time from the wake-up event to the first active edge of MCLK. The wake-up time depends on the performance mode of the low-side supervisor (SVS_L) and low-side monitor (SVM_L). t_{WAKE-UP-SLOW} is set with SVS_L and SVM_L in normal mode (low current mode). For specific register settings, see the *Low-Side SVS* and *SVM* Control and Performance Mode Selection section in the Power Management Module and Supply Voltage Supervisor chapter of the MSP430x5xx and MSP430x6xx Family User's Guide.
- (3) The wake-up times from LPM0 and LPM1 to AM are not specified. They are proportional to MCLK cycle time but are not affected by the performance mode settings as for LPM2, LPM3, and LPM4.
- (4) This value represents the time from the wake-up event to the reset vector execution.



5.11 Auxiliary Supplies

Table 5-18 lists the operating conditions of the auxiliary supplies.

Table 5-18. Auxiliary Supplies, Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN NO	XAM MAX	UNIT
V _{CC}	Supply voltage range for all supplies at pins DVCC, AUXVCC3	olies at pins DVCC, AVCC, AUXVCC1, AUXVCC2,		3.6	V
		PMMCOREVx = 0	1.8	3.6	
	Digital system supply voltage range,	PMMCOREVx = 1	2.0	3.6	V
	$V_{DSYS} = V_{CC} - R_{ON} \times I_{LOAD}$	PMMCOREVx = 2	2.2	3.6	V
		PMMCOREVx = 3	2.4	3.6	
V _{ASYS}	Analog system supply voltage range, $V_{ASYS} = V_{CC} -$	R _{ON} × I _{LOAD}	See module specifications		V
C _{VCC} , C _{AUX1/2}	Recommended capacitor at pins DVCC, AVCC, AUX	VCC1, AUXVCC2	4	1.7	μF
C _{VSYS}	Recommended capacitor at pins VDSYS and VASYS	Recommended capacitor at pins VDSYS and VASYS		1.7	μF
C _{VCORE}	Recommended capacitance at VCORE pin		0.	0.47	
C _{AUX3}	Recommended capacitor at pin AUXVCC3		0.	47	μF

Table 5-19 lists the current consumption of AUX3.

Table 5-19. Auxiliary Supplies, AUXVCC3 (Backup Subsystem) Currents

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	T _A	MIN	TYP	MAX	UNIT
	AUXVCC3 current with	RTC and 32-kHz oscillator in	2 \/	25°C			0.83	
IAUX3,RTCon	RTC enabled	backup subsystem enabled	3 V	85°C			0.95	μΑ
	AUXVCC3 current with	RTC and 32-kHz oscillator in	2.1/	25°C			110	~ ^
IAUX3,RTCoff	RTC disabled	backup subsystem disabled	3 V	85°C			165	nA

Table 5-20 lists the characteristics of the auxiliary supply monitor.

Table 5-20. Auxiliary Supplies, Auxiliary Supply Monitor

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
I _{CC,Monitor}	Average supply current for monitoring circuitry drawn from VDSYS	LOCKAUX = 0, AUXMRx = 0, AUX0MD = 0, AUX1MD = 0, AUX2MD = 1, VDSYS = DVCC, VASYS = AVCC, Current measured at VDSYS pin (also see Figure 5-11)	3 V			0.70	μΑ
I _{Meas,Monitor}	Average current drawn from monitored supply during measurement cycle	LOCKAUX = 0, AUXMRx = 0, AUX0MD = 0, AUX1MD = 0, AUX2MD = 1, VDSYS = DVCC, VASYS = AVCC, AUXVCC1 = 3 V, Current measured at AUXVCC1 pin (also see Figure 5-12)				0.11	μΑ
		AUXLVLx = 0		1.67	1.74	1.80	
		AUXLVLx = 1		1.87	1.95	2.01	
		AUXLVLx = 2		2.06	2.14	2.21	
.,	Ailiam a summit attended to the latest	AUXLVLx = 3		2.19	2.27	2.33	V
V _{Monitor}	Auxiliary supply threshold level	AUXLVLx = 4		2.33	2.41	2.48	V
		AUXLVLx = 5		2.63	2.72	2.79	
		AUXLVLx = 6		2.91	3.02	3.10	
		AUXLVLx = 7		2.91	3.02	3.10	




Figure 5-11. VDSYS Voltage vs I_{CC,Monitor}




Figure 5-12. AUXVCC1 Voltage vs I_{Meas,Monitor}

Table 5-21 lists the ON-resistance characteristics of the auxiliary supplies.

Table 5-21. Auxiliary Supplies, Switch ON-Resistance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R _{ON,DVCC}	ON-resistance of switch between DVCC and VDSYS	$I_{LOAD} = I_{CORE} + I_{IO} = 10 \text{ mA} + 10 \text{ mA} = 20 \text{ mA}$			5	Ω
R _{ON,DAUX1}	ON-resistance of switch between AUXVCC1 and VDSYS	I _{LOAD} = I _{CORE} + I _{IO} = 10 mA + 10 mA = 20 mA			5	Ω
R _{ON,DAUX2}	ON-resistance of switch between AUXVCC2 and VDSYS	I _{LOAD} = I _{CORE} + I _{IO} = 10 mA + 10 mA = 20 mA			5	Ω
R _{ON,AVCC}	ON-resistance of switch between AVCC and V _{ASYS}	I _{LOAD} = I _{Modules} = 10 mA			5	Ω
R _{ON,AAUX1}	ON-resistance of switch between AUXVCC1 and V _{ASYS}	I _{LOAD} = I _{Modules} = 5 mA			20	Ω
R _{ON,AAUX2}	ON-resistance of switch between AUXVCC2 and V _{ASYS}	I _{LOAD} = I _{Modules} = 5 mA			20	Ω



Table 5-22 lists the switching times of the auxiliary supplies.

Table 5-22. Auxiliary Supplies, Switching Time

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	MAX	UNIT
t _{Switch}	Time from occurence of trigger (SVM or software) to "new" supply connected to system supplies		100	ns
t _{Recover}	"Recovery time" after a switch over took place; during this time, no further switching takes place	200	450	μs

Table 5-23 lists the switch leakage of the auxiliary supplies.

Table 5-23. Auxiliary Supplies, Switch Leakage

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{SW,Lkg}	Current into DVCC, AVCC, AUXVCC1, or AUXVCC2 if not selected	Per supply (but not the highest supply)		50	100	nA
I _{Vmax}	Current drawn from highest supply			450	730	nA

Table 5-24 lists the characteristics of the auxiliary supplies to ADC10_A.

Table 5-24. Auxiliary Supplies, Auxiliary Supplies to ADC10_A

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITI	ONS	V _{cc}	MIN	TYP	MAX	UNIT	
	Supply voltage divider $V_3 = V_{Supply}/3$			1.8 V	0.58	0.60	0.62		
V ₃				3.0 V	0.98	1.00	1.02	V	
				3.6 V	1.18	1.20	1.22	İ	
	Load resistance	AUXADCRx = 0					18		
R _{V3}		AUXADCRx = 1					1.5	kΩ	
		AUXADCRx = 2					0.6		
		AUXADC = 1, ADC10ON = 1,	AUXADCRx = 0		1000				
t _{Sample,V3}	Sampling time required if V ₃ selected	Error of conversion result	AUXADCRx = 1		1000			ns	
			AUXADCRx = 2		1000				

Table 5-25 lists the charge limiting resistor characteristics of the auxiliary supplies.

Table 5-25. Auxiliary Supplies, Charge Limiting Resistor

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
R _{CHARGE}	Charge limiting resistor	AUXCHCx = 1	3 V			5	
		AUXCHCx = 2	3 V			10	kΩ
		AUXCHCx = 3	3 V			20	



5.12 Timer A

Table 5-26 lists the characteristics of the Timer_A.

Table 5-26. Timer A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN N	ΙAΧ	UNIT
f_{TA}	Timer_A input clock frequency	Internal: SMCLK or ACLK, External: TACLK, Duty cycle = 50% ±10%	1.8 V, 3 V		25	MHz
t _{TA,cap}	Timer_A capture timing	All capture inputs, minimum pulse duration required for capture	1.8 V, 3 V	20		ns

5.13 eUSCI

Table 5-27. eUSCI (UART Mode) Clock Frequency

	PARAMETER	CONDITIONS	V _{cc}	MIN	MAX	UNIT
f _{eUSCI}	eUSCI input clock frequency	Internal: SMCLK or ACLK, External: UCLK, Duty cycle = 50% ±10%			f _{SYSTEM}	MHz
f _{BITCLK}	BITCLK clock frequency (equals baud rate in MBaud)				5	MHz

Table 5-28 lists the switching characteristics of the eUSCI in UART mode.

Table 5-28. eUSCI (UART Mode) Switching Characteristics

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
t _t	UART receive deglitch time (1)	UCGLITx = 0	2 V, 3 V	10	15	25	ns
		UCGLITx = 1		30	50	85	
		UCGLITx = 2		50	80	150	
		UCGLITx = 3		70	120	200	

⁽¹⁾ Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are correctly recognized their duration should exceed the maximum specification of the deglitch time.



Table 5-29 lists the supported clock frequencies of the eUSCI in SPI master mode.

Table 5-29. eUSCI (SPI Master Mode) Clock Frequency

	PARAMETER	CONDITIONS	V _{cc}	MIN MAX	UNIT
f _e	eUSCI input clock frequency	Internal: SMCLK or ACLK, Duty cycle = 50% ±10%		f _{SYSTEM}	MHz

Table 5-30 lists the switching characteristics of the eUSCI in SPI master mode.

Table 5-30. eUSCI (SPI Master Mode) Switching Characteristics

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
	CTE load time. CTE active to clock	UCSTEM = 0, UCMODEx = 01 or 10	2 V, 3 V	150		
t _{STE,LEAD}	STE lead time, STE active to clock	UCSTEM = 1, UCMODEx = 01 or 10	2 V, 3 V	150		ns
	STE lag time, Last clock to STE	UCSTEM = 0, UCMODEx = 01 or 10	2 V, 3 V	200		
t _{STE,LAG}	inactive	UCSTEM = 1, UCMODEx = 01 or 10	2 V, 3 V	200		ns
		UCSTEM = 0, UCMODEx = 01 or 10	2 V		50	ns
	STE access time, STE active to SIMO	OCSTEW = 0, OCIMODEX = 01 01 10	3 V		30	
t _{STE,ACC}	data out	LICETEM 4 LICMODEY 04 or 40	2 V		50	
		UCSTEM = 1, UCMODEx = 01 or 10	3 V		30	
	STE disable time, STE inactive to SIMO high impedance	UCSTEM = 0, UCMODEx = 01 or 10	2 V		40	ns
		OCSTEIN = 0, OCINIODEX = 01 01 10	3 V		25	
t _{STE,DIS}		UCSTEM = 1, UCMODEx = 01 or 10	2 V		40	
			3 V		25	
	COM input data actual time		2 V	50		
t _{SU,MI}	SOMI input data setup time		3 V	30		ns
	COMI input data hald time		2 V	0		
t _{HD,MI}	SOMI input data hold time		3 V	0		ns
	CIMO autout data valid time (2)	LICUX adata to CIMO valid C 20 pF	2 V		9	
t _{VALID,MO}	SIMO output data valid time ⁽²⁾	UCLK edge to SIMO valid, C _L = 20 pF	3 V		5	ns
	CIMO sustant data hald time (3)	C _L = 20 pF	2 V	0		
t _{HD,MO}	SIMO output data hold time (3)		3 V	0		ns

 $f_{UCxCLK} = 1/2t_{LO/HI} \ \ with \ tL_{O/HI} = max(t_{VALID,MO(eUSCI)} + t_{SU,SI(Slave)}, t_{SU,MI(eUSCI)} + t_{VALID,SO(Slave)})$ For the slave parameters $t_{SU,SI(Slave)}$ and $t_{VALID,SO(Slave)}$, see the SPI parameters of the attached slave. Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. See the timing diagrams

in Figure 5-13 and Figure 5-14.

Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data on the SIMO output can become invalid before the output changing clock edge observed on UCLK. See the timing diagrams in Figure 5-13 and Figure 5-14.




Figure 5-13. SPI Master Mode, CKPH = 0




Figure 5-14. SPI Master Mode, CKPH = 1



Table 5-31 lists the switching characteristics of the eUSCI in SPI slave mode.

Table 5-31. eUSCI (SPI Slave Mode)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
	CTF load time. CTF active to clock		2.0 V	4			9
t _{STE,LEAD}	STE lead time, STE active to clock		3.0 V	3			ns
	STE lag time, Last clock to STE inactive		2.0 V	0			9
t _{STE,LAG}	STE lag time, Last clock to STE mactive		3.0 V	0			ns
4	STE access time, STE active to SOMI data out		2.0 V			46	ns
t _{STE,ACC}	STE access time, STE active to SOIVII data out		3.0 V			24	115
	STE disable time, STE inactive to SOMI high		2.0 V			38	9
t _{STE,DIS}	impedance		3.0 V			25	ns
	CIMO input data actua tima		2.0 V	2			9
t _{SU,SI}	SIMO input data setup time		3.0 V	1			ns
	CIMO input data hald time		2.0 V	2			9
t _{HD,SI}	SIMO input data hold time		3.0 V	2			ns
	COMI output data valid time (2)	UCLK edge to SOMI valid,	2.0 V			55	9
t _{VALID,SO}	SOMI output data valid time (2)	$C_L = 20 \text{ pF}$	3.0 V			32	ns
•	SOMI output data hald time (3)	C _L = 20 pF	2.0 V	24			20
t _{HD,SO}	SOMI output data hold time ⁽³⁾		3.0 V	16			ns

- $f_{UCXCLK} = 1/2 t_{LO/HI} \ \ with \ t_{LO/HI} = max(t_{VALID,MO(Master)} + t_{SU,SI(eUSCI)}, t_{SU,MI(Master)} + t_{VALID,SO(eUSCI)})$ For the master parameters $t_{SU,MI(Master)}$ and $t_{VALID,MO(Master)}$, see the SPI parameters of the attached master. Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. See the timing diagrams
- in Figure 5-15 and Figure 5-16.
- Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. See the timing diagrams in Figure 5-15 and Figure 5-16.




Figure 5-15. SPI Slave Mode, CKPH = 0




Figure 5-16. SPI Slave Mode, CKPH = 1



Table 5-32 lists the switching characteristics of the eUSCI in I²C mode.

Table 5-32. eUSCI (I²C Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-17)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP M	AX UNI
f _{eUSCI}	eUSCI input clock frequency	Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ±10%			f _{SYS}	EM MH
f_{SCL}	SCL clock frequency		2 V, 3 V	0	4	00 kHz
	Hold time (repeated) START	f _{SCL} = 100 kHz	21/21/	5.1		
t _{HD,STA}	Hold time (repeated) START	f _{SCL} > 100 kHz	2 V, 3 V	1.5		μs
	Setup time for a repeated START	f _{SCL} = 100 kHz	2 V, 3 V	5.1		
t _{SU,STA}	Setup time for a repeated START	f _{SCL} > 100 kHz	2 V, 3 V	1.4		μs
t _{HD,DAT}	Data hold time		2 V, 3 V	0.4		μs
	Data setup time	f _{SCL} = 100 kHz	2 V, 3 V	5.0		
t _{SU,DAT}		f _{SCL} > 100 kHz	2 V, 3 V	1.3		μs
	Catura time for CTOD	f _{SCL} = 100 kHz	2 V, 3 V	5.2		
t _{SU,STO}	Setup time for STOP	f _{SCL} > 100 kHz	2 V, 3 V	1.7		μs
		UCGLITx = 0		75	2	20
	Pulse duration of spikes suppressed by	UCGLITx = 1	27/27/	35	1	20
t _{SP}	input filter	UCGLITx = 2	2 V, 3 V	30		60 ns
		UCGLITx = 3		20		35
		UCCLTOx = 1			30	
t _{TIMEOUT}	Clock low time-out	UCCLTOx = 2	2 V, 3 V		33	ms
		UCCLTOx = 3			37	




Figure 5-17. I²C Mode Timing

MSP430F6726 MSP430F6725 MSP430F6724 MSP430F6723 MSP430F6721 MSP430F6720



5.14 LCD Controller

Table 5-33 lists the recommended operating conditions of the LCD_C.

Table 5-33. LCD_C Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V _{CC,LCD_C,CP} en,3.6	Supply voltage range, charge pump enabled, V _{LCD} ≤ 3.6 V	LCDCPEN = 1, 0000 < VLCDx ≤ 1111 (charge pump enabled, V _{LCD} ≤ 3.6 V)	2.2		3.6	V
V _{CC,LCD_C,CP} en,3.3	Supply voltage range, charge pump enabled, V _{LCD} ≤ 3.3 V	LCDCPEN = 1, 0000 < VLCDx ≤ 1100 (charge pump enabled, V _{LCD} ≤ 3.3 V)	2.0		3.6	V
V _{CC,LCD_C,int. bias}	Supply voltage range, internal biasing, charge pump disabled	LCDCPEN = 0, VLCDEXT = 0	2.4		3.6	V
V _{CC,LCD_C,ext. bias}	Supply voltage range, external biasing, charge pump disabled	LCDCPEN = 0, VLCDEXT = 0	2.4		3.6	V
V _{CC,LCD_C,VLCDEXT}	Supply voltage range, external LCD voltage, internal or external biasing, charge pump disabled	LCDCPEN = 0, VLCDEXT = 1	2.0		3.6	V
V _{LCDCAP/R33}	External LCD voltage at LCDCAP/R33, internal or external biasing, charge pump disabled	LCDCPEN = 0, VLCDEXT = 1	2.4		3.6	V
C _{LCDCAP}	Capacitor on LCDCAP when charge pump enabled	LCDCPEN = 1, VLCDx > 0000 (charge pump enabled)		4.7	10	μF
f_{LCD}	LCD frequency range	$f_{FRAME} = 1/(2 \times mux) \times f_{LCD}$ with mux = 1 (static) to 8	0		1024	Hz
f _{FRAME,4mux}	LCD frame frequency range	$f_{FRAME,4mux}(MAX) = 1/(2 \times 4) \times f_{LCD}(MAX) = 1/(2 \times 4) \times 1024 \text{ Hz}$			128	Hz
f _{FRAME,8mux}	LCD frame frequency range	$f_{FRAME,8mux}(MAX) = 1/(2 \times 4) \times f_{LCD}(MAX) = 1/(2 \times 8) \times 1024 \text{ Hz}$			64	Hz
f _{ACLK,in}	ACLK input frequency range		30	32	40	kHz
C _{Panel}	Panel capacitance	100-Hz frame frequency			10000	рF
V _{R33}	Analog input voltage at R33	LCDCPEN = 0, VLCDEXT = 1	2.4		V _{CC} + 0.2	V
V _{R23,1/3bias}	Analog input voltage at R23	LCDREXT = 1, LCDEXTBIAS = 1, LCD2B = 0	V _{R13}	$V_{R03} + 2/3 \times (V_{R33} - V_{R03})$	V_{R33}	٧
V _{R13,1/3bias}	Analog input voltage at R13 with 1/3 biasing	LCDREXT = 1, LCDEXTBIAS = 1, LCD2B = 0	V _{R03}	$V_{R03} + 1/3 \times (V_{R33} - V_{R03})$	V _{R23}	V
V _{R13,1/2bias}	Analog input voltage at R13 with 1/2 biasing	LCDREXT = 1, LCDEXTBIAS = 1, LCD2B = 1	V _{R03}	V _{R03} + 1/2 × (V _{R33} -V _{R03})	V _{R33}	V
V _{R03}	Analog input voltage at R03	R0EXT = 1	V _{SS}			V
V _{LCD} -V _{R03}	Voltage difference between V _{LCD} and R03	LCDCPEN = 0, R0EXT = 1	2.4		V _{CC} + 0.2	V
V _{LCDREF/R13}	External LCD reference voltage applied at LCDREF/R13	VLCDREFx = 01	0.8	1.2	1.5	V



Table 5-34 lists the characteristics of the LCD_C.

Table 5-34. LCD_C Electrical Characteristics

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
		VLCDx = 0000, VLCDEXT = 0	2.4 V to 3.6 V		V _{CC}		
		LCDCPEN = 1, VLCDx = 0001	2 V to 3.6 V		2.58		
		LCDCPEN = 1, VLCDx = 0010	2 V to 3.6 V		2.64		
		LCDCPEN = 1, VLCDx = 0011	2 V to 3.6 V		2.71		
		LCDCPEN = 1, VLCDx = 0100	2 V to 3.6 V		2.78		
		LCDCPEN = 1, VLCDx = 0101	2 V to 3.6 V		2.83		
		LCDCPEN = 1, VLCDx = 0110	2 V to 3.6 V		2.90		
M	I CD voltogo	LCDCPEN = 1, VLCDx = 0111	2 V to 3.6 V		2.96		V
V_{LCD}	LCD voltage	LCDCPEN = 1, VLCDx = 1000	2 V to 3.6 V		3.02		V
		LCDCPEN = 1, VLCDx = 1001	2 V to 3.6 V		3.07		
		LCDCPEN = 1, VLCDx = 1010	2 V to 3.6 V		3.14		
		LCDCPEN = 1, VLCDx = 1011	2 V to 3.6 V		3.21		
		LCDCPEN = 1, VLCDx = 1100	2 V to 3.6 V		3.27		
		LCDCPEN = 1, VLCDx = 1101	2.2 V to 3.6 V		3.32		
		LCDCPEN = 1, VLCDx = 1110	2.2 V to 3.6 V		3.38		
		LCDCPEN = 1, VLCDx = 1111	2.2 V to 3.6 V		3.44	3.6	
I _{CC,Peak,CP}	Peak supply currents due to charge pump activities	LCDCPEN = 1, VLCDx = 1111	2.2 V		400		μΑ
$t_{\text{LCD,CP,on}}$	Time to charge C _{LCD} when discharged	$C_{LCD} = 4.7 \mu F$, LCDCPEN = 0 \rightarrow 1, VLCDx = 1111	2.2 V		150	500	ms
I _{CP,Load}	Maximum charge pump load current	LCDCPEN = 1, VLCDx = 1111	2.2 V	50			μΑ
R _{LCD,Seg}	LCD driver output impedance, segment lines	LCDCPEN = 1, VLCDx = 1000, I _{LOAD} = ±10 µA	2.2 V			10	kΩ
R _{LCD,COM}	LCD driver output impedance, common lines	LCDCPEN = 1, VLCDx = 1000, I _{LOAD} = ±10 µA	2.2 V			10	kΩ



5.15 SD24_B

Table 5-35 lists the power supply and recommended operating conditions of the SD24_B.

Table 5-35. SD24_B Power Supply and Recommended Operating Conditions

				MIN	TYP	MAX	UNIT
AV_{CC}	Analog supply voltage	$AV_{CC} = DV_{CC}, AV_{CC}$	$V_{SS} = DV_{SS} = 0 V$	2.4		3.6	V
f_{SD}	Modulator clock frequency ⁽¹⁾			0.03		2.3	MHz
V_{I}	Absolute input voltage range			AV _{SS} – 1		AV_{CC}	V
V_{IC}	Common-mode input voltage range			AV _{SS} – 1		AV_CC	V
$V_{ID,FS}$	Differential full-scale input voltage	$V_{ID} = V_{I,A+} - V_{I,A-}$	=	-V _{REF} /GAIN		+V _{REF} /GAIN	
			SD24GAINx = 1	±910	±920		
			SD24GAINx = 2	±455	±460		
			SD24GAINx = 4	±227	±230		
\/	Differential input voltage for specified performance (2)	SD24REFS = 1	SD24GAINx = 8	±113	±115		mV
V_{ID}	performance ⁽²⁾	3D24REF3 = 1	SD24GAINx = 16	±57	±58		
			SD24GAINx = 32	±28	±29		
			SD24GAINx = 64	±14	±14.5		
			SD24GAINx = 128	±7	±7.2		
C _{REF}	VREF load capacitance (3)	SD24REFS = 1			100		nF

- (1) Modulator clock frequency: MIN = $32.768 \text{ kHz} 10\% \approx 30 \text{ kHz}$. MAX = $32.768 \text{ kHz} \times 64 + 10\% \approx 2.3 \text{ MHz}$
- (2) The full-scale range (FSR) is defined by V_{FS+} = +V_{REF}/GAIN and V_{FS-} = -V_{REF}/GAIN: FSR = V_{FS+} V_{FS-} = 2 × V_{REF} / GAIN. If V_{REF} is sourced externally, the analog input range should not exceed 80% of V_{FS+} or V_{FS-}; that is, V_{ID} = 0.8 V_{FS+} to 0.8 V_{FS+}. If V_{REF} is sourced internally, the given V_{ID} ranges apply.
- (3) There is no capacitance required on VREF. However, a capacitance of 100 nF is recommended to reduce any reference voltage noise.

Table 5-36 lists the analog input characteristics of the SD24_B.

Table 5-36. SD24_B Analog Input (1)

	PARAMETER	TEST (CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
		SD24GAINx = 1				5		
		SD24GAINx = 2				5		
_	Input capacitance	SD24GAINx = 4	SD24GAINx = 4			5		~F
CI	у трисоараонапое	SD24GAINx = 8	SD24GAINx = 8			5		pF
		SD24GAINx = 16	SD24GAINx = 16			5		
		SD24GAINx = 32, 64	SD24GAINx = 32, 64, 128			5		
			SD24GAINx = 1	3 V		200		
Z_{l}	Input impedance (Pin A+ or A- to AV _{SS})	$f_{SD24} = 1 MHz$	SD24GAINx = 8	3 V		200		kΩ
	(1 11 7 11 15 7 1 15 7 17 55)		SD24GAINx = 32	3 V		200		
			SD24GAINx = 1	3 V	300	400		
Z_{ID}	Differential input impedance (Pin A+ to pin A-)	$f_{SD24} = 1 MHz$	SD24GAINx = 8	3 V		400		$k\Omega$
	(1 111711 to p11171)		SD24GAINx = 32	3 V	300	400		

(1) All parameters pertain to each SD24_B converter.






Figure 5-18. Input Leakage Current vs Input Voltage (Modulator OFF)

Table 5-37 lists the supply current of the SD24_B.

Table 5-37. SD24_B Supply Currents

	PARAMETER	TEST CO	NDITIONS	V _{CC}	MIN T	/P	MAX	UNIT	
			SD24GAIN: 1	3 V	6	00	675		
			SD24GAIN: 2	3 V	6	00	675		
			SD24GAIN: 4	3 V	6	00	675		
	Analog plus digital supply current per	SD24OSR = 256 SD24GAIN: 16 3 SD24GAIN: 32 3	3 V	7	00	750			
	converter (reference not included)		SD24GAIN: 16	3 V	7	00	750	μA	
				SD24GAIN: 32	3 V	7	75	850	
				SD24GAIN: 64	3 V	7	75	850	
			SD24GAIN: 128	3 V	7	75	850		
			SD24GAIN: 1	3 V	7	50	800		
I _{SD,512}	Analog plus digital supply current per converter (reference not included)	f _{SD24} = 2 MHz, SD24OSR = 512	SD24GAIN: 8	3 V	8	25	900	μΑ	
	converter (reference not included)	052400IX = 012	SD24GAIN: 32	3 V	9	00	1000		

Table 5-38 lists the performance characteristics of the SD24_B.

Table 5-38. SD24_B Performance

 $f_{SD24} = 1$ MHz, SD24OSRx = 256, SD24REFS = 1

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		SD24GAIN: 1	3 V	-0.01		0.01	
INL	Integral nonlinearity, end- point fit	SD24GAIN: 8	3 V	-0.01		0.01	% of FSR
	point in	SD24GAIN: 32	3 V	-0.01		0.01	1 010
		SD24GAIN: 1	3 V		1		
		SD24GAIN: 2	3 V		2		
		SD24GAIN: 4	3 V		4		
_	Naminal sain	SD24GAIN: 8	3 V		8		
G _{nom}	Nominal gain	SD24GAIN: 16	3 V		16		
		SD24GAIN: 32	3 V		31.7		
		SD24GAIN: 64	3 V		63.4		
		SD24GAIN: 128	3 V		126.8		



Table 5-38. SD24_B Performance (continued)

 $f_{SD24} = 1 \text{ MHz}, SD24OSRx = 256, SD24REFS = 1$

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		SD24GAIN: 1, with external reference (1.2 V)	3 V	-1%		+1%	
E_G	Gain error ⁽¹⁾	SD24GAIN: 8, with external reference (1.2 V)	3 V	-2%		+2%	
		SD24GAIN: 32, with external reference (1.2 V)	3 V	-2%		+2%	
$\Delta E_G/\Delta T$	Gain error temperature coefficient ⁽²⁾ , internal reference	SD24GAIN: 1, 8, or 32 (with internal reference)	3 V			50	ppm/ °C
		SD24GAIN: 1			0.15		
$\Delta E_G/\Delta V_{CC}$	Gain error vs V _{CC} (3)	SD24GAIN: 8			0.15		%/V
		SD24GAIN: 32			0.4		
		SD24GAIN: 1 (with V _{diff} = 0 V)	3 V			2.3	
E _{OS} [V]	Offset error ⁽⁴⁾	SD24GAIN: 8	3 V			0.73	mV
		SD24GAIN: 32	3 V			0.18	
		SD24GAIN: 1 (with V _{diff} = 0 V)	3 V	-0.2		0.2	
E _{OS} [FS]	Offset error ⁽⁴⁾	SD24GAIN: 8	3 V	-0.5		0.5	% FS
		SD24GAIN: 32	3 V	-0.5		0.5	
		SD24GAIN: 1	3 V		1		
$\Delta E_{OS}/\Delta T$	Offset error temperature coefficient (5)	SD24GAIN: 8	3 V		0.15		μV/°C
	COCINCICIT	SD24GAIN: 32	3 V		0.1		
		SD24GAIN: 1			600		
$\Delta E_{OS}/\Delta V_{CC}$	Offset error vs V _{CC} (6)	SD24GAIN: 8			100		μV/V
		SD24GAIN: 32			50		
		SD24GAIN: 1	3 V		-110		
CMRR,DC	Common-mode rejection at DC (7)	SD24GAIN: 8	3 V		-110		dB
		SD24GAIN: 32	3 V		-110		

- (1) The gain error E_G specifies the deviation of the actual gain G_{act} from the nominal gain G_{nom} : $E_G = (G_{act} G_{nom})/G_{nom}$. It covers process, temperature and supply voltage variations.
- The gain error temperature coefficient ΔE_G / ΔT specifies the variation of the gain error E_G over temperature ($E_G(T) = (G_{act}(T) G_{act}(T))$) G_{nom})/G_{nom}) using the box method (that is, MIN and MAX values): $\Delta E_{G}/\Delta T = (MAX(E_G(T)) - MIN(E_G(T)) / (MAX(T) - MIN(T)) = (MAX(G_{act}(T)) - MIN(G_{act}(T)) / G_{nom} / (MAX(T) - MIN(T)) / (MAX(T) - MIN($ with T ranging from -40°C to +85°C.
- The gain error vs V_{CC} coefficient $\Delta E_G/\Delta V_{CC}$ specifies the variation of the gain error E_G over supply voltage ($E_G(V_{CC}) = (G_{act}(V_{CC}) G_{act}(V_{CC}))$ G_{nom})/G_{nom}) using the box method (that is, MIN and MAX values): $\Delta E_{G}/\Delta V_{CC} = (MAX(E_G(V_{CC})) - MIN(E_G(V_{CC})) / (MAX(V_{CC}) - MIN(V_{CC})) = (MAX(G_{act}(V_{CC})) - MIN(G_{act}(V_{CC})) / G_{nom} / (MAX(V_{CC}) - MIN(V_{CC})) = (MAX(G_{act}(V_{CC})) - MIN(G_{act}(V_{CC})) / G_{nom} / (MAX(V_{CC}) - MIN(V_{CC})) = (MAX(G_{act}(V_{CC})) - MIN(G_{act}(V_{CC})) / G_{nom} / (MAX(V_{CC}) - MIN(G_{act}(V_{CC}))) / (MAX(C_{CC}) - MIN(G_{act}(V_{CC}))) / (MAX(C_{CC})) / (MAX(C_{CC})) / (MAX(C_{CC})) /$ $MIN(V_{CC}))$ with V_{CC} ranging from 2.4 V to 3.6 V.
- (4) The offset error E_{OS} is measured with shorted inputs in 2s-complement mode with +100% FS = V_{REF} / G and -100% FS = $-V_{REF}$ / G. Conversion between E_{OS} [FS] and E_{OS} [V] is as follows: E_{OS} [FS] = E_{OS} [V]×G/V_{REF}; E_{OS} [V] = E_{OS} [FS]×V_{REF}/G.
- The offset error temperature coefficient ΔE_{OS} / ΔT specifies the variation of the offset error E_{OS} over temperature using the box method (that is, MIN and MAX values):
 - $\Delta E_{OS} / \Delta T = (MAX(E_{OS}(T)) MIN(E_{OS}(T)) / (MAX(T) MIN(T))$ with T ranging from -40°C to +85°C.
- (6) The offset error vs V_{CC} ΔE_{OS} / ΔV_{CC} specifies the variation of the offset error E_{OS} over supply voltage using the box method (that is, MIN and MAX values): $\Delta E_{OS} / \Delta V_{CC} = (MAX(E_{OS}(V_{CC})) - MIN(E_{OS}(V_{CC})) / (MAX(V_{CC}) - MIN(V_{CC}))$
- with V_{CC} ranging from 2.4 V to 3.6 V. The DC CMRR specifies the change in the measured differential input voltage value when the common-mode voltage varies: DC CMRR = $-20log(\Delta_{MAX}/FSR)$ with Δ_{MAX} being the difference between the minium value and the maximum value measured when sweeping the common-mode voltage (for example, calculating with 16-bit FSR = 65536, a maximum change by 1 LSB results in $-20\log(1/65536) \approx -96 \text{ dB}$
 - The DC CMRR is measured with both inputs connected to the common-mode voltage (that is, no differential input signal is applied), and the common-mode voltage is swept from -1 V to V_{CC}.



Table 5-38. SD24 B Performance (continued)

 $f_{SD24} = 1 \text{ MHz}, SD24OSRx = 256, SD24REFS = 1$

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN TYP	MAX	UNIT
		SD24GAIN: 1, f _{CM} = 50 Hz, V _{CM} = 930 mV	3 V	-110		
CMRR,50Hz	Common-mode rejection at 50 Hz ⁽⁸⁾	SD24GAIN: 8, f _{CM} = 50 Hz, V _{CM} = 120 mV	3 V	-110		dB
	00 112	SD24GAIN: 32, f _{CM} = 50 Hz, V _{CM} = 30 mV	3 V	-110		
		SD24GAIN: 1, $V_{CC} = 3 \text{ V} + 50 \text{ mV} \times \sin(2\pi \times f_{Vcc} \times t)$, $f_{Vcc} = 50 \text{ Hz}$		-61		
AC PSRR,ext	AC power supply rejection ratio, external reference (9)	SD24GAIN: 8, $V_{CC} = 3 \text{ V} + 50 \text{ mV} \times \sin(2\pi \times f_{Vcc} \times t)$, $f_{Vcc} = 50 \text{ Hz}$		-77		dB
		SD24GAIN: 32, $V_{CC} = 3 \text{ V} + 50 \text{ mV} \times \sin(2\pi \times f_{Vcc} \times t),$ $f_{Vcc} = 50 \text{ Hz}$		-79		
		SD24GAIN: 1, $V_{CC} = 3 \text{ V} + 50 \text{ mV} \times \sin(2\pi \times f_{Vcc} \times t)$, $f_{Vcc} = 50 \text{ Hz}$		-61		
AC PSRR,int	AC power supply rejection ratio, internal reference (9)	SD24GAIN: 8, $V_{CC} = 3 \text{ V} + 50 \text{ mV} \times \sin(2\pi \times f_{Vcc} \times t)$, $f_{Vcc} = 50 \text{ Hz}$		-77		dB
		SD24GAIN: 32, $V_{CC} = 3 \text{ V} + 50 \text{ mV} \times \sin(2\pi \times f_{Vcc} \times t),$ $f_{Vcc} = 50 \text{ Hz}$		-79		
		Crosstalk source: SD24GAIN: 1, Sine wave with maximum possible Vpp, f _{IN} = 50 Hz or 100 Hz, Converter under test: SD24GAIN: 1	3 V	-120		
XT	Crosstalk between converters (10)	Crosstalk source: SD24GAIN: 1, Sine wave with maximum possible Vpp, $f_{IN} = 50$ Hz or 100 Hz, Converter under test: SD24GAIN: 8	3 V	-115		dB
		Crosstalk source: SD24GAIN: 1, Sine wave with maximum possible Vpp, f _{IN} = 50 Hz or 100 Hz, Converter under test: SD24GAIN: 32	3 V	-100		

- The AC CMRR is the difference between a hypothetical signal with the amplitude and frequency of the applied common-mode ripple applied to the inputs of the ADC and the actual common-mode signal spur visible in the FFT spectrum: AC CMRR = Error Spur [dBFS] - 20log(V_{CM} / 1.2 V / G) [dBFS] with a common-mode signal of V_{CM} × sin(2 π × f_{CM} × t) applied to the analog inputs.
 - The AC CMRR is measured with the both inputs connected to the common-mode signal (that is, no differential input signal is applied). With the specified typical values the error spur is within the noise floor (as specified by the SINAD values).
- The AC PSRR is the difference between a hypothetical signal with the amplitude and frequency of the applied supply voltage ripple applied to the inputs of the ADC and the actual supply ripple spur visible in the FFT spectrum:
 - AC PSRR = Error Spur [dBFS] $20\log(50 \text{ mV} / 1.2 \text{ V} / \text{G})$ [dBFS] with a signal of $50 \text{ mV} \times \sin(2\pi \times f_{Vcc} \times t)$ added to V_{CC} . The AC PSRR is measured with the inputs grounded (that is, no analog input signal is applied).

With the specified typical values the error spur is within the noise floor (as specified by the SINAD values).

SD24GAIN: 1 \rightarrow Hypothetical signal: 20log(50 mV / 1.2 V / 1) = -27.6 dBFS SD24GAIN: 8 \rightarrow Hypothetical signal: 20log(50 mV / 1.2 V / 8) = -9.5 dBFS

SD24GAIN: 32 -> Hypothetical signal: 20log(50 mV / 1.2 V / 32) = 2.5 dBFS

(10) The crosstalk (XT) is specified as the tone level of the signal applied to the crosstalk source seen in the spectrum of the converter under test. It is measured with the inputs of the converter under test being grounded.



Table 5-39 lists the AC performance characteristics of the SD24_B.

Table 5-39. SD24_B AC Performance

 $f_{SD24} = 1 \text{ MHz}, SD24OSRx = 256, SD24REFS = 1$

	PARAMETER	TEST COND	ITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		SD24GAIN: 1		3 V	85	87		
		SD24GAIN: 2		3 V		86		
		SD24GAIN: 4		3 V		85		
SINAD	Circulto naina e diatortian ratio	SD24GAIN: 8 50 LL-(1) 3 V	82	84		dB		
SINAD	Signal-to-noise + distortion ratio	SD24GAIN: 16	f _{IN} = 50 Hz ⁽¹⁾	3 V		80		uБ
		SD24GAIN: 32		3 V	73	74		
		SD24GAIN: 64		3 V		68		
		SD24GAIN: 128		3 V		62		
		SD24GAIN: 1		3 V		100		
THD	Total harmonic distortion	SD24GAIN: 8	f _{IN} = 50 Hz ⁽¹⁾	3 V		90		dB
		SD24GAIN: 32		3 V		80		

The following voltages were applied to the SD24_B inputs:

 $\begin{aligned} &V_{I,A+}(t) = 0 \ V + V_{PP} \ / \ 2 \times \sin(2\pi \times f_{IN} \times t) \\ &V_{I,A-}(t) = 0 \ V - V_{PP} \ / \ 2 \times \sin(2\pi \times f_{IN} \times t) \end{aligned}$

resulting in a differential voltage of $V_{ID} = V_{I,A+}(t) - V_{I,A-}(t) = V_{PP} \times \sin(2\pi \times f_{IN} \times t)$ with V_{PP} being selected as the maximum value allowed for a given range (according to SD24_B recommended operating conditions).

Table 5-40 lists the AC performance characteristics of the SD24_B.

Table 5-40. SD24 B AC Performance

 $f_{SD24} = 2 \text{ MHz}, SD24OSRx = 512, SD24REFS = 1$

	PARAMETER	TEST COND	OITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		SD24GAIN: 1		3 V		87		
		SD24GAIN: 2 3 V		86				
		SD24GAIN: 4	GAIN: 8 f _{IN} = 50 Hz ⁽¹⁾		85			
CINIAD	Circulto reise y distantian retio	SD24GAIN: 8			84		dB	
SINAD	Signal-to-noise + distortion ratio	SD24GAIN: 16		3 V		81		uБ
		SD24GAIN: 32		3 V		76		
	-	SD24GAIN: 64		3 V		71		
		SD24GAIN: 128		3 V		65		

The following voltages were applied to the SD24_B inputs:

$$\begin{split} & \forall_{l,A+}(t) = 0 \ V + V_{PP} \ / \ 2 \times \sin(2\pi \times f_{lN} \times t) \\ & \forall_{l,A+}(t) = 0 \ V - V_{PP} \ / \ 2 \times \sin(2\pi \times f_{lN} \times t) \\ & \forall_{l,A+}(t) = 0 \ V - V_{PP} \ / \ 2 \times \sin(2\pi \times f_{lN} \times t) \\ & \text{resulting in a differential voltage of } & \forall_{l,D} = V_{l,A+}(t) - V_{l,A-}(t) = V_{PP} \times \sin(2\pi \times f_{lN} \times t) \text{ with } V_{PP} \text{ being selected as the maximum value allowed for a given range (according to SD24_B recommended operating conditions).} \end{split}$$



Table 5-41 lists the AC performance characteristics of the SD24_B.

Table 5-41. SD24_B AC Performance

 $f_{SD24} = 32 \text{ kHz}, SD24OSRx = 512, SD24REFS = 1$

	PARAMETER	TEST COM	IDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		SD24GAIN: 1		3 V		89		
		SD24GAIN: 2		3 V		85		
011145		SD24GAIN: 4		3 V		84		
	Circulto reise y distantian notic	SD24GAIN: 8	3 V		86		٩D	
SINAD	Signal-to-noise + distortion ratio	istortion ratio $\frac{\text{SD24GAIN: 0}}{\text{SD24GAIN: 16}}$ $f_{\text{IN}} = 12 \text{ Hz}^{(1)}$ $f_{\text{IN}} = 12 \text{ Hz}^{(1)}$	SD24GAIN: 16	3 V		80		dB
				3 V		76		
		SD24GAIN: 64		3 V		67		
	+	SD24GAIN: 128		3 V		61		

The following voltages were applied to the SD24_B inputs:

The bllowing voltages were applied to the SD24_B inputs. $V_{I,A+}(t) = 0 \text{ V} + V_{PP} / 2 \times \sin(2\pi \times f_{IN} \times t)$ $V_{I,A-}(t) = 0 \text{ V} - V_{PP} / 2 \times \sin(2\pi \times f_{IN} \times t)$ resulting in a differential voltage of $V_{ID} = V_{I,A+}(t) - V_{I,A-}(t) = V_{PP} \times \sin(2\pi \times f_{IN} \times t)$ with V_{PP} being selected as the maximum value allowed for a given range (according to SD24_B recommended operating conditions).




Figure 5-19. SINAD vs OSR $(f_{SD24} = 1 MHz, SD24REFS = 1, SD24GAIN = 1)$






Figure 5-20. SINAD vs V_{PP}

Table 5-42 lists the external reference input requirements of the SD24_B.

Table 5-42. SD24_B External Reference Input

ensure correct input voltage range according to V_{RFF}

		_	INE					
	PARAMETER		TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
$V_{REF(I)}$	Input voltage		SD24REFS = 0	3 V	1.0	1.20	1.5	V
IDEE(I)	Input current		SD24REFS = 0	3 V			50	nA



5.16 ADC10 A

Table 5-43 lists the power supply and input range conditions of the ADC10_A.

Table 5-43. 10-Bit ADC, Power Supply and Input Range Conditions

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V _{CC}	MIN	TYP	MAX	UNIT
AV _{CC}	Analog supply voltage	AV_{CC} and DV_{CC} are connected together, AV_{SS} and DV_{SS} are connected together, $V_{(AVSS)} = V_{(DVSS)} = 0 \text{ V}$		1.8		3.6	V
V _(Ax)	Analog input voltage range ⁽¹⁾	All ADC10_A pins		0		AV_{CC}	V
	Operating supply current into	f _{ADC10CLK} = 5 MHz, ADC10ON =1, REFON = 0,	2.2 V		70	105	
	AVCC terminal, REF module and reference buffer off	SHT0 = 0, SHT1 = 0, ADC10DIV = 0, ADC10SREF = 00	3 V		80	115	
	Operating supply current into AVCC terminal, REF module on, reference buffer on	f _{ADC10CLK} = 5 MHz, ADC10ON = 1, REFON = 1, SHT0 = 0, SHT1 = 0, ADC10DIV = 0, ADC10SREF = 01	3 V		130	185	4
I _{ADC10_A}	Operating supply current into AVCC terminal, REF module off, reference buffer on	f _{ADC10CLK} = 5 MHz, ADC10ON = 1, REFON = 0, SHT0 = 0, SHT1 = 0, ADC10DIV = 0, ADC10SREF = 10, VEREF = 2.5 V	3 V		108	160	μΑ
	Operating supply current into AVCC terminal, REF module off, reference buffer off	f _{ADC10CLK} = 5 MHz, ADC10ON = 1, REFON = 0, SHT0 = 0, SHT1 = 0, ADC10DIV = 0, ADC10SREF = 11, VEREF = 2.5 V	3 V		74	105	
C _I	Input capacitance	Only one terminal Ax can be selected at one time from the pad to the ADC10_A capacitor array including wiring and pad.	2.2 V		3.5		pF
D	Input MUX ON resistance	$AV_{CC} > 2 \text{ V}, 0 \text{ V} \leq V_{Ax} \leq AV_{CC}$				36	kΩ
R _I	input wich ON resistance	$1.8 \text{ V} < \text{AV}_{CC} < 2 \text{ V}, 0 \text{ V} \le \text{V}_{Ax} \le \text{AV}_{CC}$				96	N12

⁽¹⁾ The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R−} for valid conversion results. The external reference voltage requires decoupling capacitors. Two decoupling capacitors, 10 μF and 100 nF, should be connected to VREF to decouple the dynamic current required for an external reference source if it is used for the ADC10_A. Also see the MSP430x5xx and MSP430x6xx Family User's Guide.

Table 5-44 lists the timing parameters of the ADC10_A.

Table 5-44. 10-Bit ADC, Timing Parameters

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{ADC10CLK}		For specified performance of ADC10_A linearity parameters	2.2 V, 3 V	0.45	5	5.5	MHz
f _{ADC10OSC}	Internal ADC10_A oscillator ⁽¹⁾	ADC10DIV = 0, f _{ADC10CLK} = f _{ADC10OSC}	2.2 V, 3 V	4.4	5.0	5.6	MHz
t _{CONVERT} Conversion	Conversion time	REFON = 0, Internal oscillator, 12 ADC10CLK cycles, 10-bit mode f _{ADC10OSC} = 4 MHz to 5 MHz	2.2 V, 3 V	2.4		3.0	μs
		External $f_{ADC10CLK}$ from ACLK, MCLK or SMCLK, ADC10SSEL $\neq 0$			12 x 1 / f _{ADC10CLK}		•
t _{ADC10ON}	Turnon settling time of the ADC	See ⁽²⁾				100	ns
	0 " "	$R_S = 1000 \Omega$, $R_I = 96 k\Omega$, $C_I = 3.5 pF^{(3)}$	1.8 V	3			
t _{Sample}	Sampling time	$R_S = 1000 \ \Omega, \ R_I = 36 \ k\Omega, \ C_I = 3.5 \ pF^{(3)}$	3 V	1			μs

⁽¹⁾ The ADC10OSC is sourced directly from MODOSC inside the UCS.

⁽²⁾ The condition is that the error in a conversion started after t_{ADC100N} is less than ±0.5 LSB. The reference and input signal are already settled.

⁽³⁾ Approximately ei8ght Tau (t) are needed to get an error of less than ±0.5 LSB



Table 5-45. 10-Bit ADC, Linearity Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
_	Integral	$1.4 \text{ V} \le (V_{\text{eREF+}} - V_{\text{eREF-}}) \le 1.6 \text{ V}, C_{\text{VeREF+}} = 20 \text{ pF}$	221/21/			±1.0	LSB
Eı	linearity error	$1.6 \text{ V} < (V_{\text{eREF+}} - V_{\text{eREF-}}) \le V_{\text{AVCC}}, C_{\text{VeREF+}} = 20 \text{ pF}$	2.2 V, 3 V			±1.0	LSD
E _D	Differential linearity error	1.4 V \leq (V _{eREF+} - V _{eREF-}), C _{VeREF+} = 20 pF	2.2 V, 3 V			±1.0	LSB
E _O	Offset error	1.4 V \leq (V _{eREF+} - V _{eREF-}), C _{VREF+} = 20 pF, Internal impedance of source R _S < 100 Ω	2.2 V, 3 V			±1.0	LSB
E _G	Gain error	1.4 V \leq (V _{eREF+} - V _{eREF-}), C _{VeREF+} = 20 pF, ADC10SREFx = 11b	2.2 V, 3 V			±1.0	LSB
E _T	Total unadjusted error	1.4 V \leq (V _{eREF+} - V _{eREF-}), C _{VeREF+} = 20 pF, ADC10SREFx = 11b	2.2 V, 3 V		±1.0	±2.0	LSB

Table 5-46 lists the external reference requirements of the ADC10 A.

Table 5-46. 10-Bit ADC, External Reference

PARAMETER		TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V _{eREF+}	Positive external reference voltage input	V _{eREF+} > V _{eREF-} (2)		1.4		AV _{CC}	V
V _{eREF}	Negative external reference voltage input	V _{eREF+} > V _{eREF-} ⁽³⁾		0		1.2	V
(V _{eREF+} – V _{eREF-})	Differential external reference voltage input	V _{eREF+} > V _{eREF-} ⁽⁴⁾		1.4		AV _{CC}	V
I _{VeREF+} ,	Chatin in and assessed	$ \begin{array}{l} 1.4~V \leq V_{eREF+} \leq V_{AVCC}~,~V_{eREF-} = 0~V,\\ f_{ADC10CLK} = 5~MHz,~ADC10SHTx = 0x0001,\\ Conversion~rate~200~ksps \end{array} $	2.2 V, 3 V		±8.5	±26	μA
I _{VeREF}	Static input current	$ \begin{array}{l} 1.4~V \leq V_{eREF+} \leq V_{AVCC}~,~V_{eREF-} = 0~V,\\ f_{ADC10CLK} = 5~MHz,~ADC10SHTX = 0x1000,\\ Conversion~rate~20~ksps \end{array} $	2.2 V, 3 V			±1	μA
C _{VeREF+/-}	Capacitance at VeREF+ or VeREF- terminal	See ⁽⁵⁾		10			μF

⁽¹⁾ The external reference is used during ADC conversion to charge and discharge the capacitance array. The input capacitance, C_I, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.

⁽²⁾ The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.

⁽³⁾ The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.

⁽⁴⁾ The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.

⁽⁵⁾ Two decoupling capacitors, 10 μF and 100 nF, should be connected to VeREF to decouple the dynamic current required for an external reference source if it is used for the ADC10_A. Also see the MSP430x5xx and MSP430x6xx Family User's Guide.



5.17 REF

Table 5-47 lists the characteristics of the REF.

Table 5-47. REF, Built-In Reference

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		REFVSEL = {2} for 2.5 V, REFON = 1	3 V	2.47	2.51	2.55	
V _{REF+}	Positive built-in reference voltage	REFVSEL = {1} for 2.0 V, REFON = 1	3 V	1.95	1.99	2.03	V
	voitage	REFVSEL = {0} for 1.5 V, REFON = 1	2.2 V, 3 V	1.46	1.50	1.54	
	AVCC minimum voltage,	REFVSEL = {0} for 1.5 V		1.8			
$AV_{CC(min)}$	Positive built-in reference	REFVSEL = {1} for 2.0 V		2.2			V
	active	REFVSEL = {2} for 2.5 V		2.7			
		f _{ADC10CLK} = 5 MHz, REFON = 1, REFBURST = 0, REFVSEL = {2} for 2.5 V	3 V		23	30	
I _{REF+}	Operating supply current into AVCC terminal (1)	$f_{ADC10CLK} = 5$ MHz, REFON = 1, REFBURST = 0, REFVSEL = {1} for 2.0 V	3 V		21	27	μΑ
		$f_{ADC10CLK} = 5$ MHz, REFON = 1, REFBURST = 0, REFVSEL = $\{0\}$ for 1.5 V	3 V		19	25	
TC _{REF+}	Temperature coefficient of built-in reference ⁽²⁾	REFVSEL = {0, 1, 2}, REFON = 1			10	50	ppm/ °C
	Operating supply current	REFON = 1, ADC10ON = 1,	2.2 V		145	220	μA
ISENSOR	into AVCC terminal	INCH = 0Ah, T _A = 30°C	3 V		170	245	μΑ
V _{SENSOR}	See (3)	REFON = 1, ADC10ON = 1,	2.2 V		780		mV
SENSOR		$INCH = 0Ah, T_A = 30^{\circ}C$	3 V		780		1111
V_{MID}	AV _{CC} divider at channel 11	ADC100N = 1, INCH = 0Bh,	2.2 V	1.08	1.1	1.12	V
▼ MID	Avec divider at charmer 11	V _{MID} is ~0.5 × V _{AVCC}	3 V	1.48	1.5	1.52	V
t _{SENSOR(sample)}	Sample time required if channel 10 is selected (4)	REFON = 1, ADC10ON = 1, INCH = 0Ah, Error of conversion result ≤ 1 LSB		30			μs
$t_{\text{VMID}(\text{sample})}$	Sample time required if channel 11 is selected (5)	ADC10ON = 1, INCH = 0Bh, Error of conversion result ≤ 1 LSB		1			μs
PSRR_DC	Power supply rejection ratio (DC)	$\begin{aligned} & \text{AV}_{\text{CC}} = \text{AV}_{\text{CC (min)}} \text{ to AV}_{\text{CC(max)}}, \\ & \text{T}_{\text{A}} = 25^{\circ}\text{C}, \\ & \text{REFVSEL} = \{0, 1, 2\}, \text{ REFON} = 1 \end{aligned}$			120	300	μV/V
PSRR_AC	Power supply rejection ratio (AC)	$\begin{array}{l} AV_{CC} = AV_{CC~(min)} \text{ to } AV_{CC(max)}, \\ T_A = 25^{\circ}C, \\ f = 1 \text{ kHz}, \Delta Vpp = 100 \text{ mV} \\ \text{REFVSEL} = \{0, 1, 2\}, \text{ REFON} = 1 \end{array}$			1		mV/V
t _{SETTLE}	Settling time of reference voltage ⁽⁶⁾	$AV_{CC} = AV_{CC \text{ (min)}} \text{ to } AV_{CC \text{(max)}},$ $REFVSEL = \{0, 1, 2\}, REFON = 0 \rightarrow 1$			75		μs
V _{SD24REF}	SD24_B internal reference voltage	SD24REFS = 1	3 V	1.137	1.151	1.165	V
t _{ON}	SD24_B internal reference turnon time ⁽⁷⁾	SD24REFS = 0→1, C _{REF} = 100 nF	3 V		200		μs

⁽¹⁾ The internal reference current is supplied through the AVCC terminal. Consumption is independent of the ADC10ON control bit, unless a conversion is active. The REFON bit enables to settle the built-in reference before starting an A/D conversion.

Calculated using the box method: $(MAX(-40^{\circ}C \text{ to } 85^{\circ}C) - MIN(-40^{\circ}C \text{ to } 85^{\circ}C)) / MIN(-40^{\circ}C \text{ to } 85^{\circ}C)/(85^{\circ}C - (-40^{\circ}C))$.

The temperature sensor offset can be significant. TI recommends a single-point calibration to minimize the offset error of the built-in temperature sensor.

The typical equivalent impedance of the sensor is 51 kΩ. The sample time required includes the sensor-on time t_{SENSOR(on)}.

The on-time $t_{VMID(on)}$ is included in the sampling time $t_{VMID(sample)}$; no additional on time is needed. The condition is that the error in a conversion started after t_{REFON} is ≤ 1 LSB.

The condition is that SD24_B conversion started after ton should guarantee specified SINAD values for the selected Gain, OSR and f_{SD24} .



5.18 Flash Memory

Table 5-48 lists the characteristics of the flash memory.

Table 5-48. Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TJ	MIN	TYP	MAX	UNIT
DV _{CC(PGM/ERASE)}	Program and erase supply voltage		1.8		3.6	V
I _{PGM}	Average supply current from DVCC during program			3	5	mA
I _{ERASE}	Average supply current from DVCC during erase			6	11	mA
I _{MERASE} , I _{BANK}	Average supply current from DVCC during mass erase or bank erase			6	11	mA
t _{CPT}	Cumulative program time ⁽¹⁾				16	ms
	Program and erase endurance		10 ⁴	10 ⁵		cycles
t _{Retention}	Data retention duration	25°C	100			years
t _{Word}	Word or byte program time (2)		64		85	μs
t _{Block, 0}	Block program time for first byte or word ⁽²⁾		49		65	μs
t _{Block, 1-(N-1)}	Block program time for each additional byte or word, except for last byte or word ⁽²⁾		37		49	μs
t _{Block, N}	Block program time for last byte or word ⁽²⁾		55		73	μs
t _{Erase}	Erase time for segment erase, mass erase, and bank erase when available (2)		23		32	ms
f _{MCLK,MGR}	MCLK frequency in marginal read mode (FCTL4.MGR0 = 1 or FCTL4. MGR1 = 1)		0		1	MHz

⁽¹⁾ The cumulative program time must not be exceeded when writing to a 128-byte flash block. This parameter applies to all programming methods: individual word- or byte-write and block-write modes.

5.19 Emulation and Debug

Table 5-49 lists the characteristics of the JTAG and Spy-Bi-Wire interface.

Table 5-49. JTAG and Spy-Bi-Wire Interface

	PARAMETER	V _{CC}	MIN	TYP	MAX	UNIT
f _{SBW}	Spy-Bi-Wire input frequency	2.2 V, 3 V	0		20	MHz
t _{SBW,Low}	Spy-Bi-Wire low clock pulse duration	2.2 V, 3 V	0.025		15	μs
t _{SBW, En}	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) ⁽¹⁾	2.2 V, 3 V			1	μs
t _{SBW,Rst}	Spy-Bi-Wire return to normal operation time		15		100	μs
	TCK input frequency for 4-wire JTAG ⁽²⁾	2.2 V	0		5	MHz
† _{TCK}	TCK input frequency for 4-wire STAG	3 V	0		10	IVITIZ
R _{internal}	Internal pulldown resistance on TEST	2.2 V, 3 V	45	60	80	kΩ

⁽¹⁾ Tools that access the Spy-Bi-Wire interface must wait for the minimum t_{SBW,En} time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.

⁽²⁾ These values are hardwired into the state machine of the flash controller.

⁽²⁾ f_{TCK} may be restricted to meet the timing requirements of the module selected.



6 Detailed Description

6.1 CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock. Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers (see Figure 6-1).

Peripherals are connected to the CPU using data, address, and control buses. Peripherals can be managed with all instructions.




Figure 6-1. Integrated CPU Registers

6.2 Instruction Set

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data. Table 6-1 lists examples of the three types of instruction formats. Table 6-2 lists the address modes.

Table 6-1. Instruction Word Formats

INSTRUCTION WORD FORMAT	EXAMPLE	OPERATION
Dual operands, source and destination	ADD R4,R5	R4 + R5 → R5
Single operands, destination only	CALL R8	$PC \rightarrow (TOS), R8 \rightarrow PC$
Relative jump, unconditional or conditional	JNE	Jump-on-equal bit = 0

Table 6-2. Address Mode Descriptions

ADDRESS MODE	S ⁽¹⁾	D ⁽¹⁾	SYNTAX	EXAMPLE	OPERATION
Register	+	+	MOV Rs,Rd	MOV R10,R11	R10 → R11
Indexed	+	+	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	$M(2+R5) \rightarrow M(6+R6)$
Symbolic (PC relative)	+	+	MOV EDE,TONI		$M(EDE) \rightarrow M(TONI)$
Absolute	+	+	MOV & MEM, & TCDAT		$M(MEM) \rightarrow M(TCDAT)$
Indirect	+		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	$M(R10) \rightarrow M(Tab+R6)$
Indirect autoincrement	+		MOV @Rn+,Rm	MOV @R10+,R11	$\begin{array}{c} M(R10) \rightarrow R11 \\ R10 + 2 \rightarrow R10 \end{array}$
Immediate	+		MOV #X,TONI	MOV #45,TONI	#45 → M(TONI)

⁽¹⁾ S = source, D = destination



6.3 Operating Modes

These microcontrollers have one active mode and seven software-selectable low-power modes of operation. An interrupt event can wake up the device from any of the low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

Software can configure the following operating modes:

- Active mode (AM)
 - All clocks are active
- Low-power mode 0 (LPM0)
 - CPU is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
 - FLL loop control remains active
- Low-power mode 1 (LPM1)
 - CPU is disabled
 - FLL loop control is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
- Low-power mode 2 (LPM2)
 - CPU is disabled
 - MCLK and FLL loop control and DCOCLK are disabled
 - DC generator of the DCO remains enabled
 - ACLK remains active
- Low-power mode 3 (LPM3)
 - CPU is disabled
 - MCLK, FLL loop control, and DCOCLK are disabled
 - DC generator of the DCO is disabled
 - ACLK remains active
- Low-power mode 4 (LPM4)
 - CPU is disabled
 - ACLK is disabled
 - MCLK, FLL loop control, and DCOCLK are disabled
 - DC generator of the DCO is disabled
 - Crystal oscillator is stopped
 - Complete data retention
- Low-power mode 3.5 (LPM3.5)
 - Internal regulator disabled
 - No RAM retention, Backup RAM retained
 - I/O pad state retention
 - RTC clocked by low-frequency oscillator
 - Wake-up input from RST/NMI, RTC_C events, Ports P1 and P2
- Low-power mode 4.5 (LPM4.5)
 - Internal regulator disabled
 - No RAM retention, Backup RAM retained
 - RTC is disabled
 - I/O pad state retention
 - Wake-up input from RST/NMI, Ports P1 and P2



6.4 Interrupt Vector Addresses

The interrupt vectors and the power-up start address are in the address range 0FFFFh to 0FF80h (see Table 6-3). The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

Table 6-3. Interrupt Sources, Flags, and Vectors of MSP430F67xx Configurations

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
System Reset Power up External reset Watchdog time-out, key violation Flash memory key violation	WDTIFG, KEYV (SYSRSTIV) ⁽¹⁾⁽²⁾	Reset	0FFFEh	63, highest
System NMI PMM Vacant memory access JTAG mailbox	SVMLIFG, SVMHIFG, DLYLIFG, DLYHIFG, VLRLIFG, VLRHIFG, VMAIFG, JMBNIFG, JMBOUTIFG (SYSSNIV) ⁽¹⁾⁽³⁾	(Non)maskable	0FFFCh	62
User NMI NMI Oscillator fault Flash memory access violation Supply switch	NMIIFG, OFIFG, ACCVIFG, AUXSWNMIFG (SYSUNIV) ⁽¹⁾⁽³⁾	(Non)maskable	0FFFAh	61
Watchdog Timer_A interval timer mode	WDTIFG	Maskable	0FFF8h	60
eUSCI_A0 receive or transmit	UCA0RXIFG, UCA0TXIFG (UCA0IV)(1)(4)	Maskable	0FFF6h	59
eUSCI_B0 receive or transmit	UCB0RXIFG, UCB0TXIFG (UCB0IV)(1)(4)	Maskable	0FFF4h	58
ADC10_A	ADC10IFG0, ADC10INIFG, ADC10LOIFG, ADC10HIIFG, ADC10TOVIFG, ADC10OVIFG (ADC10IV) ⁽¹⁾⁽⁴⁾	Maskable	0FFF2h	57
SD24_B	SD24_B Interrupt Flags (SD24IV) ⁽¹⁾⁽⁴⁾	Maskable	0FFF0h	56
Timer TA0	TA0CCR0 CCIFG0 ⁽⁴⁾	Maskable	0FFEEh	55
Timer TA0	TA0CCR1 CCIFG1, TA0CCR2 CCIFG2, TA0IFG (TA0IV) ⁽¹⁾⁽⁴⁾	Maskable	0FFECh	54
eUSCI_A1 receive or transmit	UCA1RXIFG, UCA1TXIFG (UCA1IV)(1)(4)	Maskable	0FFEAh	53
eUSCI_A2 receive or transmit	UCA2RXIFG, UCA2TXIFG (UCA2IV)(1)(4)	Maskable	0FFE8h	52
Auxiliary supplies	Auxiliary Supplies Interrupt Flags (AUXIV) (1)(4)	Maskable	0FFE6h	51
DMA	DMA0IFG, DMA1IFG, DMA2IFG (DMAIV) ⁽¹⁾⁽⁴⁾	Maskable	0FFE4h	50
Timer TA1	TA1CCR0 CCIFG0 ⁽⁴⁾	Maskable	0FFE2h	49
Timer TA1	TA1CCR1 CCIFG1, TA1IFG (TA1IV) ⁽¹⁾⁽⁴⁾	Maskable	0FFE0h	48
I/O port P1	P1IFG.0 to P1IFG.7 (P1IV) ⁽¹⁾⁽⁴⁾	Maskable	0FFDEh	47
Timer TA2	TA2CCR0 CCIFG0 ⁽⁴⁾	Maskable	0FFDCh	46
Timer TA2	TA2CCR1 CCIFG1, TA2IFG (TA2IV) ⁽¹⁾⁽⁴⁾	Maskable	0FFDAh	45
I/O port P2	P2IFG.0 to P2IFG.7 (P2IV) ⁽¹⁾⁽⁴⁾	Maskable	0FFD8h	44
Timer TA3	TA3CCR0 CCIFG0 ⁽⁴⁾	Maskable	0FFD6h	43
Timer TA3	TA3CCR1 CCIFG1, TA3IFG (TA3IV) ⁽¹⁾⁽⁴⁾	Maskable	0FFD4h	42
LCD_C	LCD_C Interrupt Flags (LCDCIV) ⁽¹⁾⁽⁴⁾	Maskable	0FFD2h	41
RTC_C	RTCOFIFG, RTCRDYIFG, RTCTEVIFG, RTCAIFG, RT0PSIFG, RT1PSIFG (RTCIV) (1)(4)	Maskable	0FFD0h	40

⁽¹⁾ Multiple source flags

⁽²⁾ A reset is generated if the CPU tries to fetch instructions from within peripheral space or vacant memory space.

^{(3) (}Non)maskable: the individual interrupt enable bit can disable an interrupt event, but the general interrupt enable bit cannot disable it.

⁽⁴⁾ Interrupt flags are in the module.



Table 6-3. Interrupt Sources, Flags, and Vectors of MSP430F67xx Configurations (continued)

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
			0FFCEh	39
Reserved	Reserved ⁽⁵⁾		:	€
			0FF80h	0, lowest

⁽⁵⁾ Reserved interrupt vectors at addresses are not used in this device and can be used for regular program code if necessary. To maintain compatibility with other devices, TI recommends reserving these locations.

6.5 Memory Organization

Table 6-4 and Table 6-5 summarize the memory map for the devices.

Table 6-4. Memory Organization

		MSP430F6730 MSP430F6720	MSP430F6731 MSP430F6721	MSP430F6733 MSP430F6723
Main Memory (flash)	Total Size	16KB	32KB	64KB
Main: Interrupt vector		00FFFFh to 00FF80h	00FFFFh to 00FF80h	00FFFFh to 00FF80h
	Bank 3	not available	not available	not available
	Bank 2	not available	not available	not available
Main: code memory	Bank 1	not available	16KB 00FFFFh to 00C000h	32KB 013FFFh to 00C000h
	Bank 0	16KB 00FFFFh to 00C000h	16KB 00BFFFh to 008000h	32KB 00BFFFh to 004000h
	Total Size	1KB	2KB	4KB
	Sector 3	not available	not available	not available
	Sector 2	not available	not available	not available
RAM	Sector 1	not available	not available	2KB 002BFFh to 002400h
	Sector 0	1KB 001FFFh to 001C00h	2KB 0023FFh to 001C00h	2KB 0023FFh to 001C00h
	Info A	128 B 0019FFh to 001980h	128 B 0019FFh to 001980h	128 B 0019FFh to 001980h
Information	Info B	128 B 00197Fh to 001900h	128 B 00197Fh to 001900h	128 B 00197Fh to 001900h
memory (flash)	Info C	128 B 0018FFh to 001880h	128 B 0018FFh to 001880h	128 B 0018FFh to 001880h
	Info D	128 B 00187Fh to 001800h	128 B 00187Fh to 001800h	128 B 00187Fh to 001800h
	BSL 3	512 B 0017FFh to 001600h	512 B 0017FFh to 001600h	512 B 0017FFh to 001600h
Bootloader (BSL)	BSL 2	512 B 0015FFh to 001400h	512 B 0015FFh to 001400h	512 B 0015FFh to 001400h
memory (flash)	BSL 1	512 B 0013FFh to 001200h	512 B 0013FFh to 001200h	512 B 0013FFh to 001200h
	BSL 0	512 B 0011FFh to 001000h	512 B 0011FFh to 001000h	512 B 0011FFh to 001000h
Peripherals		4KB 000FFFh to 0h	4KB 000FFFh to 0h	4KB 000FFFh to 0h



Table 6-5. Memory Organization

		MSP430F6734 MSP430F6724	MSP430F6735 MSP430F6725	MSP430F6736 MSP430F6726
Main Memory (flash)	Total Size	96KB	128KB	128KB
Main: Interrupt vector		00FFFFh to 00FF80h	00FFFFh to 00FF80h	00FFFFh to 00FF80h
	Bank 3	not available	32KB 023FFFh to 01C000h	32KB 023FFFh to 01C000h
Main: code memory	Bank 2	32KB 01BFFFh to 014000h	32KB 01BFFFh to 014000h	32KB 01BFFFh to 014000h
Main. code memory	Bank 1	32KB 013FFFh to 00C000h	32KB 013FFFh to 00C000h	32KB 013FFFh to 00C000h
	Bank 0	32KB 00BFFFh to 004000h	32KB 00BFFFh to 004000h	32KB 00BFFFh to 004000h
	Total Size	4KB	4KB	8KB
	Sector 3	not available	not available	2KB 003BFFh to 003400h
RAM	Sector 2	not available	not available	2KB 0033FFh to 002C00h
	Sector 1	2KB 002BFFh to 002400h	2KB 002BFFh to 002400h	2KB 002BFFh to 002400h
	Sector 0	2KB 0023FFh to 001C00h	2KB 0023FFh to 001C00h	2KB 0023FFh to 001C00h
	Info A	128 B 0019FFh to 001980h	128 B 0019FFh to 001980h	128 B 0019FFh to 001980h
Information memory	Info B	128 B 00197Fh to 001900h	128 B 00197Fh to 001900h	128 B 00197Fh to 001900h
(flash)	Info C	128 B 0018FFh to 001880h	128 B 0018FFh to 001880h	128 B 0018FFh to 001880h
	Info D	128 B 00187Fh to 001800h	128 B 00187Fh to 001800h	128 B 00187Fh to 001800h
	BSL 3	512 B 0017FFh to 001600h	512 B 0017FFh to 001600h	512 B 0017FFh to 001600h
Bootloader (BSL)	BSL 2	512 B 0015FFh to 001400h	512 B 0015FFh to 001400h	512 B 0015FFh to 001400h
memory (flash)	BSL 1	512 B 0013FFh to 001200h	512 B 0013FFh to 001200h	512 B 0013FFh to 001200h
	BSL 0	512 B 0011FFh to 001000h	512 B 0011FFh to 001000h	512 B 0011FFh to 001000h
Peripherals		4KB 000FFFh to 0h	4KB 000FFFh to 0h	4KB 000FFFh to 0h



6.6 Bootloader (BSL)

The BSL enables users to program the flash memory or RAM using various serial interfaces. Access to the device memory through the BSL is protected by an user-defined password. BSL entry requires a specific entry sequence on the RST/NMI/SBWTDIO and TEST/SBWTCK pins. For complete description of the features of the BSL and its implementation, see MSP430TM Flash Device Bootloader (BSL) User's Guide. Table 6-6 lists the BSL pin requirements.

Table 6-6. UART BSL Pin Requirements and Functions

DEVICE SIGNAL	BSL FUNCTION	
RST/NMI/SBWTDIO	Entry sequence signal	
TEST/SBWTCK	Entry sequence signal	
P3.0	Data transmit	
P3.1	Data receive	
DVCC	Power supply	
DVSS	Ground supply	

6.7 JTAG Operation

6.7.1 JTAG Standard Interface

The MSP430 family supports the standard JTAG interface, which requires four signals for sending and receiving data. The JTAG signals are shared with general-purpose I/O. The TEST/SBWTCK pin is used to enable the JTAG signals. In addition to these signals, the RST/NMI/SBWTDIO is required to interface with MSP430 development tools and device programmers. Table 6-7 lists the JTAG pin requirements. For further details on interfacing to development tools and device programmers, see the MSP430 Hardware Tools User's Guide and MSP430 Programming With the JTAG Interface.

Table 6-7. JTAG Pin Requirements and Functions

DEVICE SIGNAL	DIRECTION	FUNCTION
PJ.3/ACLK/TCK	IN	JTAG clock input
PJ.2/ADC10CLK/TMS	IN	JTAG state control
PJ.1/MCLK/TDI/TCLK	IN	JTAG data input and TCLK input
PJ.0/SMCLK/TDO	OUT	JTAG data output
TEST/SBWTCK	IN	Enable JTAG pins
RST/NMI/SBWTDIO	IN	External reset
DVCC		Power supply
DVSS		Ground supply

www.ti.com

6.7.2 Spy-Bi-Wire Interface

In addition to the standard JTAG interface, the MSP430 family supports the 2-wire Spy-Bi-Wire interface. Spy-Bi-Wire can be used to interface with MSP430 development tools and device programmers. Table 6-8 lists the Spy-Bi-Wire interface pin requirements. For further details on interfacing to development tools and device programmers, see the MSP430 Hardware Tools User's Guide and MSP430 Programming With the JTAG Interface.

Table 6-8. Spy-Bi-Wire Pin Requirements and Functions

DEVICE SIGNAL	DIRECTION	FUNCTION
TEST/SBWTCK	IN	Spy-Bi-Wire clock input
RST/NMI/SBWTDIO	IN, OUT	Spy-Bi-Wire data input and output
DVCC		Power supply
DVSS		Ground supply

6.8 Flash Memory

The flash memory can be programmed through the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in-system by the CPU. The CPU can perform single-byte, single-word, and long-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually, or as a group with segments 0 to n. Segments A to D are also called information memory.
- Segment A can be locked separately.

6.9 RAM

The RAM is made up of n sectors. Each sector can be completely powered down to save leakage; however, all data are lost. Features of the RAM include:

- · RAM has n sectors of 2KB each.
- Each sector 0 to n can be complete disabled; however, data retention is lost.
- Each sector 0 to n automatically enters low-power retention mode when possible.

6.10 Backup RAM

The backup RAM provides a limited number of bytes of RAM that are retained during LPMx.5. This backup RAM is part of the Backup subsystem in MSP430F67xx that operates on dedicated power supply AUXVCC3. There are 8 bytes of backup RAM available in this device. The backup RAM can be word-wise accessed through the registers BAKMEM0, BAKMEM1, BAKMEM2, and BAKMEM3. The backup RAM registers cannot be accessed by the CPU when the high-side SVS is disabled by the user.



6.11 Peripherals

Peripherals are connected to the CPU through data, address, and control buses. Peripherals can be managed using all instructions. For complete module descriptions, see the MSP430x5xx and MSP430x6xx Family User's Guide.

6.11.1 Oscillator and System Clock

The Unified Clock System (UCS) module includes support for a 32768-Hz watch crystal oscillator, an internal very-low-power low-frequency oscillator (VLO), an internal trimmed low-frequency oscillator (REFO), and an integrated internal digitally controlled oscillator (DCO). The UCS module is designed to meet the requirements of both low system cost and low power consumption. The UCS module features digital frequency-locked loop (FLL) hardware that, in conjunction with a digital modulator, stabilizes the DCO frequency to a programmable multiple of the selected FLL reference frequency. The internal DCO provides a fast turnon clock source and stabilizes in 3 μ s (typical). The UCS module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal, the internal low-frequency oscillator (VLO), or the trimmed low-frequency oscillator (REFO).
- Main clock (MCLK), the system clock used by the CPU. MCLK can be sourced by same sources made available to ACLK.
- Sub-Main clock (SMCLK), the subsystem clock used by the peripheral modules. SMCLK can be sourced by same sources made available to ACLK.
- ACLK/n, the buffered output of ACLK, ACLK/2, ACLK/4, ACLK/8, ACLK/16, ACLK/32.

6.11.2 Power Management Module (PMM)

The PMM includes an integrated voltage regulator that supplies the core voltage to the device and contains programmable output levels to provide for power optimization. The PMM also includes supply voltage supervisor (SVS) and supply voltage monitor (SVM) circuitry, as well as brownout protection. The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off. The SVS and SVM circuitry detects if the supply voltage drops below a user-selectable level and supports both supply voltage supervision (the device is automatically reset) and supply voltage monitoring (the device is not automatically reset). SVS and SVM circuitry is available on the primary supply and core supply.

6.11.3 Auxiliary Supply System

The auxiliary supply system provides the possibility to operate the device from auxiliary supplies when the primary supply fails. There are two auxiliary supplies AUXVCC1 and AUXVCC2 supported in MSP430F67xx. This module supports automatic and manual switching from primary supply to auxiliary supplies while maintaining full functionality. It allows threshold based monitoring of primary and auxiliary supplies. The device can be started from primary supply or from AUXVCC1, whichever is higher. The auxiliary supply system enables internal monitoring of voltage levels on the primary and auxiliary supplies using ADC10_A. This module also implements a simple charger for the backup supplies.

6.11.4 Backup Subsystem

The backup subsystem operates on a dedicated power supply, AUXVCC3. This subsystem includes low-frequency oscillator (XT1), RTC module, and backup RAM. The functionality of backup subsystem is retained during LPM3.5. The backup subsystem module registers cannot be accessed by CPU when the high-side SVS is disabled by the user. Keep the high-side SVS enabled (SVSHMD = 1 and SVSMHACE = 0) to turn off the low-frequency oscillator (XT1) in LPM4.



6.11.5 Digital I/O

Up to nine 8-bit I/O ports are implemented. For 100-pin options, Ports P1 to P8 are complete, and P9 is reduced to 4-bit I/O. For 80-pin options, Ports P1 to P6 are complete, and P7, P8, and P9 are completely removed. Port PJ contains four individual I/O pins, common to all devices. All I/O bits are individually programmable.

- Any combination of input, output, and interrupt conditions is possible.
- Pullup or pulldown on all ports is programmable.
- Programmable drive strength on all ports.
- Edge-selectable interrupt and LPM3.5 or LPM4.5 wake-up input are available for all bits of ports P1 and P2.
- Read and write access to port-control registers is supported by all instructions.
- Ports can be accessed byte-wise (P1 through P9) or word-wise in pairs (PA through PE).

6.11.6 Port Mapping Controller

The port mapping controller allows flexible and reconfigurable mapping of digital functions to P1, P2, and P3 (see Table 6-9). Table 6-10 lists the default settings for all pins that support port mapping.

Table 6-9. Port Mapping Mnemonics and Functions

VALUE	PxMAPy MNEMONIC	INPUT PIN FUNCTION	OUTPUT PIN FUNCTION	
0	PM_NONE	None	DVSS	
4	PM_UCA0RXD	eUSCI_A0 UART RXD (direction controlled by eUSCI – Input)		
1	PM_UCA0SOMI	eUSCI_A0 SPI slave out master in (direction controlled by eUSCI)		
0	PM_UCA0TXD	eUSCI_A0 UART TXD (direction controlled by eUSCI – Output)		
2	PM_UCA0SIMO	eUSCI_A0 SPI slave in master out (direction controlled by eUSCI)		
3	PM_UCA0CLK	eUSCI_A0 clock input/output (direction controlled by eUSCI)		
4	PM_UCA0STE	eUSCI_A0 SPI slave transmit enal	ble (direction controlled by eUSCI)	
-	PM_UCA1RXD	eUSCI_A1 UART RXD (direction controlled by eUSCI – Input)		
5	PM_UCA1SOMI	eUSCI_A1 SPI slave out master in (direction controlled by eUSCI)		
	PM_UCA1TXD	eUSCI_A1 UART TXD (direction controlled by eUSCI – Output)		
6	PM_UCA1SIMO	eUSCI_A1 SPI slave in master out (direction controlled by eUSCI)		
7	PM_UCA1CLK	eUSCI_A1 clock input/output (direction controlled by eUSCI)		
8	PM_UCA1STE	eUSCI_A1 SPI slave transmit enable (direction controlled by eUSCI)		
0	PM_UCA2RXD	eUSCI_A2 UART RXD (direction controlled by eUSCI – Input)		
9	PM_UCA2SOMI	eUSCI_A2 SPI slave out master in (direction controlled by eUSCI)		
40	PM_UCA2TXD	eUSCI_A2 UART TXD (direction controlled by eUSCI – Output)		
10	PM_ UCA2SIMO	eUSCI_A2 SPI slave in master out (direction controlled by eUSCI)		
11	PM_UCA2CLK	eUSCI_A2 clock input/output (direction controlled by eUSCI)		
12	PM_UCA2STE	eUSCI_A2 SPI slave transmit enable (direction controlled by eUSCI)		
40	PM_UCB0SIMO	eUSCI_B0 SPI slave in master out (direction controlled by eUSCI)		
13	PM_UCB0SDA	eUSCI_B0 I2C data (open drain and direction controlled by eUSCI)		
4.4	PM_UCB0SOMI	eUSCI_B0 SPI slave out master in (direction controlled by eUSCI)		
14	PM_UCB0SCL	eUSCI_B0 I2C clock (open drain and direction controlled by eUSCI)		
15	PM_UCB0CLK	eUSCI_B0 clock input/output (direction controlled by eUSCI)		
16	PM_UCB0STE	eUSCI_B0 SPI slave transmit enable (direction controlled by eUSCI)		
17	PM_TA0.0	TA0 CCR0 capture input CCI0A	TA0 CCR0 compare output Out0	
18	PM_TA0.1	TA0 CCR1 capture input CCI1A	TA0 CCR1 compare output Out1	
19	PM_TA0.2	TA0 CCR2 capture input CCI2A	TA0 CCR2 compare output Out2	
20	PM_TA1.0	TA1 CCR0 capture input CCI0A	TA1 CCR0 compare output Out0	
21	PM_TA1.1	TA1 CCR1 capture input CCI1A	TA1 CCR1 compare output Out1	



Table 6-9. Port Mapping Mnemonics and Functions (continued)

VALUE	PxMAPy MNEMONIC	INPUT PIN FUNCTION	OUTPUT PIN FUNCTION	
22	PM_TA2.0	TA2 CCR0 capture input CCI0A	TA2 CCR0 compare output Out0	
23	PM_TA2.1	TA2 CCR1 capture input CCI1A	TA2 CCR1 compare output Out1	
24	PM_TA3.0	TA3 CCR0 capture input CCI0A	TA3 CCR0 compare output Out0	
25	PM_TA3.1	TA3 CCR1 capture input CCI1A	TA3 CCR1 compare output Out1	
26	PM_TACLK	Timer_A clock input to TA0, TA1, TA2, TA3	None	
	PM_RTCCLK	None	RTC_C clock output	
27	PM_SDCLK	SD24_B bitstream clock input/outp	ut (direction controlled by SD24_B)	
28	PM_SD0DIO	SD24_B converter-0 bitstream data inpu	t/output (direction controlled by SD24_B)	
29	PM_SD1DIO	SD24_B converter-1 bitstream data inpu	t/output (direction controlled by SD24_B)	
30	PM_SD2DIO	SD24_B converter-2 bitstream data input/output (direction controlled by SD24_B)		
31 (0FFh) ⁽¹⁾	PM_ANALOG	Disables the output driver and the input Schmitt-trigger to prevent parasitic cross currents when applying analog signals.		

⁽¹⁾ The value of the PM_ANALOG mnemonic is set to 0FFh. The port mapping registers are only 5 bits wide, and the upper bits are ignored, which results in a read value of 31.

Table 6-10. Default Mapping

PIN	N NAME	DyMADy MNEMONIO	INDUT DIN FUNCTION	
PZ	PN	PxMAPy MNEMONIC	INPUT PIN FUNCTION	OUTPUT PIN FUNCTION
P1.0/PM_TA0.0/ VeREF-/A2	P1.0/PM_TA0.0/ VeREF-/A2	PM_TA0.0	TA0 CCR0 capture input CCI0A	TA0 CCR0 compare output Out0
P1.1/PM_TA0.1/ VeREF+/A1	P1.1/PM_TA0.1/ VeREF+/A1	PM_TA0.1	TA0 CCR1 capture input CCI1A	TA0 CCR1 compare output Out1
P1.2/PM_UCA0RXD/ PM_UCA0SOMI/A0	P1.2/PM_UCA0RXD/ PM_UCA0SOMI/A0	PM_UCA0RXD, PM_UCA0SOMI	(direction controlled eUSCI_A0 SPI s	UART RXD d by eUSCI – input), lave out master in olled by eUSCI)
P1.3/PM_UCA0TXD/ PM_UCA0SIMO/R03	P1.3/PM_UCA0TXD/ PM_UCA0SIMO/R03	PM_UCA0TXD, PM_UCA0SIMO	(direction controlled eUSCI_A0 SPI s	UART TXD by eUSCI – output), lave in master out olled by eUSCI)
P1.4/PM_UCA1RXD/ PM_UCA1SOMI/ LCDREF/R13	P1.4/PM_UCA1RXD/ PM_UCA1SOMI/ LCDREF/R13	PM_UCA1RXD, PM_UCA1SOMI	(direction controlled eUSCI_A1 SPI s	UART RXD d by eUSCI – input), lave out master in olled by eUSCI)
P1.5/PM_UCA1TXD/ PM_UCA1SIMO/R23	P1.5/PM_UCA1TXD/ PM_UCA1SIMO/R23	PM_UCA1TXD, PM_UCA1SIMO	(direction controlled eUSCI_A1 SPI s	UART TXD by eUSCI – output), lave in master out olled by eUSCI)
P1.6/PM_UCA0CLK/ COM4	P1.6/PM_UCA0CLK/ COM4	PM_UCA0CLK	eUSCI_A0 clock input/output	(direction controlled by eUSCI)
P1.7/PM_UCB0CLK/ COM5	P1.7/PM_UCB0CLK/ COM5	PM_UCB0CLK	eUSCI_B0 clock input/output	(direction controlled by eUSCI)
P2.0/PM_UCB0SOMI/ PM_UCB0SCL/COM6	P2.0/PM_UCB0SOMI/ PM_UCB0SCL/COM6/S39	PM_UCB0SOMI, PM_UCB0SCL	(direction contro eUSCI_B	lave out master in olled by eUSCI), ol I ² C clock on controlled by eUSCI)
P2.1/PM_UCB0SIMO/ PM_UCB0SDA/COM7	P2.1/PM_UCB0SIMO/ PM_UCB0SDA/COM7/S38	PM_UCB0SIMO, PM_UCB0SDA	eUSCI_B0 SPI slave in master out (direction controlled by eUSCI), eUSCI_B0 I²C data (open drain and direction controlled by eUSCI)	
P2.2/PM_UCA2RXD/ PM_UCA2SOMI	P2.2/PM_UCA2RXD/ PM_UCA2SOMI/S37	PM_UCA2RXD, PM_UCA2SOMI	eUSCI_A2 UART RXD (direction controlled by eUSCI – input), eUSCI_A2 SPI slave out master in (direction controlled by eUSCI)	
P2.3/PM_UCA2TXD/ PM_UCA2SIMO	P2.3/PM_UCA2TXD/ PM_UCA2SIMO/S36	PM_UCA2TXD, PM_UCA2SIMO	(direction controlled eUSCI_A2 SPI s	UART TXD by eUSCI – output), lave in master out olled by eUSCI)
P2.4/PM_UCA1CLK	P2.4/PM_UCA1CLK/S35	PM_UCA1CLK	eUSCI_A1 clock input/output	(direction controlled by eUSCI)



Table 6-10. Default Mapping (continued)

PIN NAME		DyMADy MNEMONIC	INDUT DIN FUNCTION	OUTDUT DIN FUNCTION
PZ	PN	PxMAPy MNEMONIC	INPUT PIN FUNCTION	OUTPUT PIN FUNCTION
P2.5/PM_UCA2CLK	P2.5/PM_UCA2CLK/S34	PM_UCA2CLK	eUSCI_A2 clock input/output ((direction controlled by eUSCI)
P2.6/PM_TA1.0	P2.6/PM_TA1.0/S33	PM_TA1.0	TA1 CCR0 capture input CCI0A	TA1 CCR0 compare output Out0
P2.7/PM_TA1.1	P2.7/PM_TA1.1/S32	PM_TA1.1	TA1 CCR1 capture input CCI1A	TA1 CCR1 compare output Out1
P3.0/PM_TA2.0	P3.0/PM_TA2.0/S31	PM_TA2.0	TA2 CCR0 capture input CCI0A	TA2 CCR0 compare output Out0
P3.1/PM_TA2.1	P3.1/PM_TA2.1/S30	PM_TA2.1	TA2 CCR1 capture input CCI1A	TA2 CCR1 compare output Out1
P3.2/PM_TACLK/ PM_RTCCLK	P3.2/PM_TACLK/ PM_RTCCLK/S29	PM_TACLK, PM_RTCCLK	Timer_A clock input to TA0, TA1, TA2, TA3	RTC_C clock output
P3.3/PM_TA0.2	P3.3/PM_TA0.2/S28	PM_TA0.2	TA0 CCR2 capture input CCI2A	TA0 CCR2 compare output Out2
P3.4/PM_SDCLK/S39	P3.4/PM_SDCLK/S27	PM_SDCLK		n clock input/output olled by SD24_B)
P3.5/PM_SD0DIO/S38	P3.5/PM_SD0DIO/S26	PM_SD0DIO	SD24_B converter-0 bitstream data input/output (direction controlled by SD24_B)	
P3.6/PM_SD1DIO/S37	P3.6/PM_SD1DIO/S25	PM_SD1DIO	SD24_B converter-1 bitstream data input/output (direction controlled by SD24_B)	
P3.7/PM_SD2DIO/S36	P3.7/PM_SD2DIO/S24	PM_SD2DIO	SD24_B converter-2 bitstream data input/output (direction controlled by SD24_B)	

6.11.7 System Module (SYS)

The SYS module handles many of the system functions within the device. These include power-on reset (POR) and power-up clear (PUC) handling, NMI source selection and management, reset interrupt vector generators, bootloader entry mechanisms, as well as, configuration management (device descriptors). It also includes a data exchange mechanism through JTAG called a JTAG mailbox that can be used in the application. Table 6-11 lists the SYS module interrupt vector registers.

Table 6-11. System Module Interrupt Vector Registers

INTERRUPT VECTOR REGISTER	INTERRUPT EVENT	WORD ADDRESS	OFFSET	PRIORITY
	No interrupt pending	rupt pending		
	Brownout (BOR)		02h	Highest
	RST/NMI (POR)		04h	
	DoBOR (BOR)		06h	
	Wakeup from LPMx.5 (BOR)		08h	
	Security violation (BOR)		0Ah	
	SVSL (POR)		0Ch	
	SVSH (POR) SVML_OVP (POR)		0Eh	
OVODOTIV. O sala sa Danat			10h	
SYSRSTIV, System Reset	SVMH_OVP (POR)	019Eh	12h	
	DoPOR (POR)		14h	
	WDT time-out (PUC)		16h	
	WDT key violation (PUC)		18h	
	KEYV flash key violation (PUC)		1Ah	
	Reserved		1Ch	
	Peripheral area fetch (PUC)		1Eh	
	PMM key violation (PUC)		20h	
	Reserved		22h to 3Eh	Lowest



Table 6-11. System Module Interrupt Vector Registers (continued)

INTERRUPT VECTOR REGISTER	INTERRUPT EVENT	WORD ADDRESS	OFFSET	PRIORITY
	No interrupt pending		00h	
	SVMLIFG		02h	Highest
	SVMHIFG		04h	
	DLYLIFG		06h	
	DLYHIFG		08h	
SYSSNIV, System NMI	VMAIFG	019Ch	0Ah	
	JMBINIFG		0Ch	
	JMBOUTIFG		0Eh	
	VLRLIFG		10h	
	VLRHIFG		12h	
	Reserved		14h to 1Eh	Lowest
	No interrupt pending		00h	
	NMIIFG		02h	Highest
0)(0)(1)(1)	OFIFG	04041	04h	
SYSUNIV, User NMI	ACCVIFG	019Ah	06h	
	AUXSWNMIFG		08h	
	Reserved		0Ah to 1Eh	Lowest

6.11.8 Watchdog Timer (WDT_A)

The primary function of the WDT_A module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the timer can be configured as an interval timer and can generate interrupts at selected time intervals.

6.11.9 DMA Controller

The DMA controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA controller can be used to move data from the ADC10_A conversion memory to RAM. Using the DMA controller can increase the throughput of peripheral modules. The DMA controller reduces system power consumption by allowing the CPU to remain in sleep mode, without having to awaken to move data to or from a peripheral. Table 6-12 lists the triggers that are available to start DMA transfer.

Table 6-12. DMA Trigger Assignments⁽¹⁾

TRIGGER	CHANNEL				
IRIGGER	0	1	2		
0		DMAREQ			
1		TA0CCR0 CCIFG			
2	TA0CCR2 CCIFG				
3	TA1CCR0 CCIFG				
4	Reserved				
5	TA2CCR0 CCIFG				
6	Reserved				
7	·	TA3CCR0 CCIFG			
8		Reserved			

⁽¹⁾ Reserved DMA triggers may be used by other devices in the family. Reserved DMA triggers do not cause a DMA trigger event when selected.



Table 6-12. DMA Trigger Assignments⁽¹⁾ (continued)

TRIGGER		CHANNEL	
IRIGGER	0	1	2
9		Reserved	
10		Reserved	
11		Reserved	
12		Reserved	
13		SD24IFG	
14		Reserved	
15		Reserved	
16		UCA0RXIFG	
17		UCA0TXIFG	
18		UCA1RXIFG	
19		UCA1TXIFG	
20		UCA2RXIFG	
21		UCA2TXIFG	
22		UCB0RXIFG0	
23		UCB0TXIFG0	
24		ADC10IFG0	
25		Reserved	
26		Reserved	
27	Reserved		
28	Reserved		
29	MPY ready		
30	DMA2IFG DMA0IFG DMA1IFG		
31		Reserved	

6.11.10 CRC16

The CRC16 module produces a signature based on a sequence of entered data values and can be used for data checking purposes. The CRC16 module signature is based on the CRC-CCITT standard.

6.11.11 Hardware Multiplier

The multiplication operation is supported by a dedicated peripheral module. The module performs operations with 32-, 24-, 16-, and 8-bit operands. The module supports signed and unsigned multiplication as well as signed and unsigned multiply-and-accumulate operations.

6.11.12 Enhanced Universal Serial Communication Interface (eUSCI)

The eUSCI module is used for serial data communication. The eUSCI module supports synchronous communication protocols such as SPI (3- or 4-pin) and I²C, and asynchronous communication protocols such as UART, enhanced UART with automatic baudrate detection, and IrDA.

The eUSCI_An module supports for SPI (3- or 4-pin), UART, enhanced UART, or IrDA.

The eUSCI_Bn module supports for SPI (3- or 4-pin) or I²C.

Three eUSCI_A and one eUSCI_B modules are implemented in MSP430F67xx devices.





6.11.13 ADC10 A

The ADC10_A module supports fast 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator, and a conversion results buffer. A window comparator with a lower and upper limits allows CPU-independent result monitoring with three window comparator interrupt flags.

6.11.14 SD24 B

The SD24_B module integrates up to three independent 24-bit sigma-delta analog-to-digital converters. Each converter is designed with a fully differential analog input pair and programmable gain amplifier input stage. The converters are based on second-order over-sampling sigma-delta modulators and digital decimation filters. The decimation filters are comb type filters with selectable oversampling ratios of up to 1024.

6.11.15 TA0

TA0 is a 16-bit timer/counter (Timer_A type) with three capture/compare registers. TA0 can support multiple capture/compares, PWM outputs, and interval timing (see Table 6-13). TA0 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 6-13. TA0 Signal Connections

DEVICE INPUT SIGNAL	MODULE INPUT NAME	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL
PM_TACLK	TACLK	Timer		
ACLK (internal)	ACLK		NA	NA
SMCLK (internal)	SMCLK		INA	INA
PM_TACLK	INCLK			
PM_TA0.0	CCI0A			PM_TA0.0
DVSS	CCI0B	CCDO	TA0	
DVSS	GND	CCR0	TAU	
DVCC	VCC			
PM_TA0.1	CCI1A			PM_TA0.1
ACLK (internal)	CCI1B	CCR1	TA1	ADC10_A (internal) ADC10SHSx = {1}
DVSS	GND	CCRT	IAI	SD24_B (internal) SD24SCSx = {1}
DVCC	VCC			
PM_TA0.2	CCI2A			PM_TA0.2
DVSS	CCI2B	CCD2	TAO	
DVSS	GND	CCR2	CCR2 TA2	· · · · · · · · · · · · · · · · · · ·
DVCC	VCC			

6.11.16 TA1

TA1 is a 16-bit timer/counter (Timer_A type) with two capture/compare registers. TA1 can support multiple capture/compares, PWM outputs, and interval timing (see Table 6-14). TA1 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 6-14. TA1 Signal Connections

DEVICE INPUT SIGNAL	MODULE INPUT NAME	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL
				PZ
PM_TACLK	TACLK	- Timer NA		
ACLK (internal)	ACLK		NIA	NA
SMCLK (internal)	SMCLK		INA	INA
PM_TACLK	INCLK			
PM_TA1.0	CCI0A		TA0	PM_TA1.0
DVSS	CCI0B	CCR0		
DVSS	GND	CCRU	TA0	
DVCC	VCC			
PM_TA1.1	CCI1A			PM_TA1.1
ACLK (internal)	CCI1B	CCR1 TA1	TA4	
DVSS	GND			
DVCC	VCC			



6.11.17 TA2

TA2 is a 16-bit timer/counter (Timer_A type) with two capture/compare registers. TA2 can support multiple capture/compares, PWM outputs, and interval timing (see Table 6-15). TA2 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 6-15. TA2 Signal Connections

DEVICE INPUT SIGNAL	MODULE INPUT NAME	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL
PM_TACLK	TACLK			
ACLK (internal)	ACLK	Timer	NA	NA
SMCLK (internal)	SMCLK	rimer	INA	INA
PM_TACLK	INCLK			
PM_TA2.0	CCI0A	CCR0		PM_TA2.0
DVSS	CCI0B		TAO	
DVSS	GND		TA0	
DVCC	VCC			
PM_TA2.1	CCI1A			PM_TA2.1
ACLK (internal)	CCI1B	CCR1	TA1	SD24_B (internal) SD24SCSx = {2}
DVSS	GND			
DVCC	VCC			

6.11.18 TA3

TA3 is a 16-bit timer/counter (Timer_A type) with two capture/compare registers. TA3 can support multiple capture/compares, PWM outputs, and interval timing (see Table 6-16). TA3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 6-16. TA3 Signal Connections

DEVICE INPUT SIGNAL	MODULE INPUT NAME	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL
PM_TACLK	TACLK			
ACLK (internal)	ACLK	Timor	NIA	
SMCLK (internal)	SMCLK	Timer NA	INA	
PM_TACLK	INCLK			
PM_TA3.0	CCI0A	CCR0 TA0		PM_TA3.0
DVSS	CCI0B		TA0	ADC10_A (internal) ADC10SHSx = {2}
DVSS	GND			
DVCC	VCC			
PM_TA3.1	CCI1A			PM_TA3.1
ACLK (internal)	CCI1B	CCR1	TA1	SD24_B (internal) SD24SCSx = {3}
DVSS	GND			
DVCC	VCC			

6.11.19 SD24_B Triggers

Table 6-17 lists the input trigger connections to SD24_B converters from Timer_A modules and output trigger pulse connection from SD24_B to ADC10_A.

Table 6-17. SD24_B Input/Output Trigger Connections

DEVICE INPUT SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL
TA0.1 (internal)	SD24_B SD24SCSx = {1}		Trigger Pulse	ADC10_A (internal) ADC10SHSx = {3}
TA2.1 (internal)	SD24_B SD24SCSx = {2}	SD24_B		
TA3.1 (internal)	SD24_B SD24SCSx = {3}			

6.11.20 ADC10_A Triggers

Table 6-18 lists the input trigger connections to ADC10_A from Timer_A modules and SD24_B.

Table 6-18. ADC10_A Input Trigger Connections

DEVICE INPUT SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	
TA0.1 (internal)	ADC10_A ADC10SHSx = {1}		
TA3.0 (internal)	ADC10_A ADC10SHSx = {2}	ADC10_A	
SD24_B trigger pulse (internal)	ADC10_A ADC10SHSx = {3}		

6.11.21 Real-Time Clock (RTC_C)

The RTC_C module can be configured for calendar mode providing seconds, hours, day of week, day of month, month, and year. The RTC_C control and configuration registers are password protected to ensure clock integrity against runaway code. Calendar mode integrates an internal calendar that compensates for months with less than 31 days and includes leap year correction. The RTC_C also supports flexible alarm functions, offset calibration, and temperature compensation. The RTC_C on this device operates on dedicated AUXVCC3 supply and supports operation in LPM3.5.

6.11.22 Reference (REF) Module Voltage Reference

The REF module generates all critical reference voltages that can be used by the various analog peripherals in the device. These include the ADC10_A, LCD_C, and SD24_B modules.

6.11.23 LCD C

The LCD_C driver generates the segment and common signals required to drive a liquid crystal display (LCD). The LCD_C controller has dedicated data memories to hold segment drive information. Common and segment signals are generated as defined by the mode. Static, 2-mux, 3-mux, 4-mux, up to 8-mux LCDs are supported. The module can provide a LCD voltage independent of the supply voltage with its integrated charge pump. It is possible to control the level of the LCD voltage, and thus contrast, by software. The module also provides an automatic blinking capability for individual segments in static, 2-mux, 3-mux, and 4-mux modes.





6.11.24 Embedded Emulation Module (EEM) (\$ Version)

The EEM supports real-time in-system debugging. The S version of the EEM has the following features:

- Three hardware triggers or breakpoints on memory access
- One hardware trigger or breakpoint on CPU register write access
- Up to four hardware triggers can be combined to form complex triggers or breakpoints
- One cycle counter
- Clock control on module level

6.11.25 Peripheral File Map

Table 6-19 lists the base address for the registers of each supported peripheral.

Table 6-19. Peripherals

MODULE NAME	BASE ADDRESS	OFFSET ADDRESS RANGE
Special Functions (see Table 6-20)	0100h	000h to 01Fh
PMM (see Table 6-21)	0120h	000h to 01Fh
Flash Control (see Table 6-22)	0140h	000h to 00Fh
CRC16 (see Table 6-23)	0150h	000h to 007h
RAM Control (see Table 6-24)	0158h	000h to 001h
Watchdog (see Table 6-25)	015Ch	000h to 001h
UCS (see Table 6-26)	0160h	000h to 01Fh
SYS (see Table 6-27)	0180h	000h to 01Fh
Shared Reference (see Table 6-28)	01B0h	000h to 001h
Port Mapping Control (see Table 6-29)	01C0h	000h to 007h
Port Mapping Port P1 (see Table 6-30)	01C8h	000h to 007h
Port Mapping Port P2 (see Table 6-31)	01D0h	000h to 007h
Port Mapping Port P3 (see Table 6-32)	01D8h	000h to 007h
Port P1 and P2 (see Table 6-33)	0200h	000h to 01Fh
Port P3 and P4 (see Table 6-34)	0220h	000h to 00Bh
Port P5 and P6 (see Table 6-35)	0240h	000h to 00Bh
Port P7 and P8 (see Table 6-36) (Port P7 and P8 not available in MSP430F67xxIPN)	0260h	000h to 00Bh
Port P9 (Port P9 not available in MSP430F67xxIPN) (see Table 6-37)	0280h	000h to 00Bh
Port PJ (refer toTable 6-38)	0320h	000h to 01Fh
Timer TA0 (see Table 6-39)	0340h	000h to 03Fh
Timer TA1 (see Table 6-40)	0380h	000h to 03Fh
Timer TA2 (see Table 6-41)	0400h	000h to 03Fh
Timer TA3 (see Table 6-42)	0440h	000h to 03Fh
Backup Memory (see Table 6-43)	0480h	000h to 00Fh
RTC_C (see Table 6-44)	04A0h	000h to 01Fh
32-Bit Hardware Multiplier (see Table 6-45)	04C0h	000h to 02Fh
DMA General Control (see Table 6-46)	0500h	000h to 00Fh
DMA Channel 0 (see Table 6-47)	0500h	010h to 01Fh
DMA Channel 1 (see Table 6-48)	0500h	020h to 02Fh
DMA Channel 2 (see Table 6-49)	0500h	030h to 03Fh
eUSCI_A0 (see Table 6-50)	05C0h	000h to 01Fh
eUSCI_A1 (see Table 6-51)	05E0h	000h to 01Fh
eUSCI_A2 (see Table 6-52)	0600h	000h to 01Fh
eUSCI_B0 (see Table 6-53)	0640h	000h to 02Fh
ADC10_A (see Table 6-54)	0740h	000h to 01Fh
SD24_B(see Table 6-55)	0800h	000h to 06Fh
Auxiliary Supply (see Table 6-49)	09E0h	000h to 01Fh
LCD_C (see Table 6-57)	0A00h	000h to 05Fh



Table 6-20. Special Function Registers (Base Address: 0100h)

REGISTER DESCRIPTION	REGISTER	OFFSET
SFR interrupt enable	SFRIE1	00h
SFR interrupt flag	SFRIFG1	02h
SFR reset pin control	SFRRPCR	04h

Table 6-21. PMM Registers (Base Address: 0120h)

REGISTER DESCRIPTION	REGISTER	OFFSET
PMM control 0	PMMCTL0	00h
PMM control 1	PMMCTL1	02h
SVS high-side control	SVSMHCTL	04h
SVS low-side control	SVSMLCTL	06h
PMM interrupt flags	PMMIFG	0Ch
PMM interrupt enable	PMMIE	0Eh
PMM power mode 5 control 0	PM5CTL0	10h

Table 6-22. Flash Control Registers (Base Address: 0140h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Flash control 1	FCTL1	00h
Flash control 3	FCTL3	04h
Flash control 4	FCTL4	06h

Table 6-23. CRC16 Registers (Base Address: 0150h)

REGISTER DESCRIPTION	REGISTER	OFFSET
CRC data input	CRC16DI	00h
CRC data input reverse byte	CRC16DIRB	02h
CRC result	CRCINIRES	04h
CRC result reverse byte	CRCRESR	06h

Table 6-24. RAM Control Registers (Base Address: 0158h)

REGISTER DESCRIPTION	REGISTER	OFFSET
RAM control 0	RCCTL0	00h

Table 6-25. Watchdog Registers (Base Address: 015Ch)

REGISTER DESCRIPTION	REGISTER	OFFSET
Watchdog timer control	WDTCTL	00h

Table 6-26. UCS Registers (Base Address: 0160h)

REGISTER DESCRIPTION	REGISTER	OFFSET
UCS control 0	UCSCTL0	00h
UCS control 1	UCSCTL1	02h
UCS control 2	UCSCTL2	04h
UCS control 3	UCSCTL3	06h
UCS control 4	UCSCTL4	08h
UCS control 5	UCSCTL5	0Ah
UCS control 6	UCSCTL6	0Ch
UCS control 7	UCSCTL7	0Eh



Table 6-26. UCS Registers (Base Address: 0160h) (continued)

REGISTER DESCRIPTION	REGISTER	OFFSET
UCS control 8	UCSCTL8	10h

Table 6-27. SYS Registers (Base Address: 0180h)

REGISTER DESCRIPTION	REGISTER	OFFSET
System control	SYSCTL	00h
Bootloader configuration area	SYSBSLC	02h
JTAG mailbox control	SYSJMBC	06h
JTAG mailbox input 0	SYSJMBI0	08h
JTAG mailbox input 1	SYSJMBI1	0Ah
JTAG mailbox output 0	SYSJMBO0	0Ch
JTAG mailbox output 1	SYSJMBO1	0Eh
Bus error vector generator	SYSBERRIV	18h
User NMI vector generator	SYSUNIV	1Ah
System NMI vector generator	SYSSNIV	1Ch
Reset vector generator	SYSRSTIV	1Eh

Table 6-28. Shared Reference Registers (Base Address: 01B0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Shared reference control	REFCTL	00h

Table 6-29. Port Mapping Controller (Base Address: 01C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port mapping password	PMAPPWD	00h
Port mapping control	PMAPCTL	02h

Table 6-30. Port Mapping for Port P1 (Base Address: 01C8h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P1.0 mapping	P1MAP0	00h
Port P1.1 mapping	P1MAP1	01h
Port P1.2 mapping	P1MAP2	02h
Port P1.3 mapping	P1MAP3	03h
Port P1.4 mapping	P1MAP4	04h
Port P1.5 mapping	P1MAP5	05h
Port P1.6 mapping	P1MAP6	06h
Port P1.7 mapping	P1MAP7	07h

Table 6-31. Port Mapping for Port P2 (Base Address: 01D0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P2.0 mapping	P2MAP0	00h
Port P2.1 mapping	P2MAP2	01h
Port P2.2 mapping	P2MAP2	02h
Port P2.3 mapping	P2MAP3	03h
Port P2.4 mapping	P2MAP4	04h
Port P2.5 mapping	P2MAP5	05h
Port P2.6 mapping	P2MAP6	06h
Port P2.7 mapping	P2MAP7	07h



Table 6-32. Port Mapping for Port P3 (Base Address: 01D8h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P3.0 mapping	P3MAP0	00h
Port P3.1 mapping	P3MAP3	01h
Port P3.2 mapping	P3MAP2	02h
Port P3.3 mapping	P3MAP3	03h
Port P3.4 mapping	P3MAP4	04h
Port P3.5 mapping	P3MAP5	05h
Port P3.6 mapping	P3MAP6	06h
Port P3.7 mapping	P3MAP7	07h

Table 6-33. Port P1 and P2 Registers (Base Address: 0200h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P1 input	P1IN	00h
Port P1 output	P1OUT	02h
Port P1 direction	P1DIR	04h
Port P1 resistor enable	P1REN	06h
Port P1 drive strength	P1DS	08h
Port P1 selection	P1SEL	0Ah
Port P1 interrupt vector word	P1IV	0Eh
Port P1 interrupt edge select	P1IES	18h
Port P1 interrupt enable	P1IE	1Ah
Port P1 interrupt flag	P1IFG	1Ch
Port P2 input	P2IN	01h
Port P2 output	P2OUT	03h
Port P2 direction	P2DIR	05h
Port P2 resistor enable	P2REN	07h
Port P2 drive strength	P2DS	09h
Port P2 selection	P2SEL	0Bh
Port P2 interrupt vector word	P2IV	1Eh
Port P2 interrupt edge select	P2IES	19h
Port P2 interrupt enable	P2IE	1Bh
Port P2 interrupt flag	P2IFG	1Dh

Table 6-34. Port P3 and P4 Registers (Base Address: 0220h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P3 input	P3IN	00h
Port P3 output	P3OUT	02h
Port P3 direction	P3DIR	04h
Port P3 resistor enable	P3REN	06h
Port P3 drive strength	P3DS	08h
Port P3 selection	P3SEL	0Ah
Port P4 input	P4IN	01h
Port P4 output	P4OUT	03h
Port P4 direction	P4DIR	05h
Port P4 resistor enable	P4REN	07h
Port P4 drive strength	P4DS	09h
Port P4 selection	P4SEL	0Bh

Table 6-35. Port P5 and P6 Registers (Base Address: 0240h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P5 input	P5IN	00h
Port P5 output	P5OUT	02h
Port P5 direction	P5DIR	04h
Port P5 resistor enable	P5REN	06h
Port P5 drive strength	P5DS	08h
Port P5 selection	P5SEL	0Ah
Port P6 input	P6IN	01h
Port P6 output	P6OUT	03h
Port P6 direction	P6DIR	05h
Port P6 resistor enable	P6REN	07h
Port P6 drive strength	P6DS	09h
Port P6 selection	P6SEL	0Bh

Table 6-36. Port P7 and P8 Registers (Base Address: 0260h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P7 input	P7IN	00h
Port P7 output	P7OUT	02h
Port P7 direction	P7DIR	04h
Port P7 resistor enable	P7REN	06h
Port P7 drive strength	P7DS	08h
Port P7 selection	P7SEL	0Ah
Port P8 input	P8IN	01h
Port P8 output	P8OUT	03h
Port P8 direction	P8DIR	05h
Port P8 resistor enable	P8REN	07h
Port P8 drive strength	P8DS	09h
Port P8 selection	P8SEL	0Bh

Table 6-37. Port P9 Registers (Base Address: 0280h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P9 input	P9IN	00h
Port P9 output	P9OUT	02h
Port P9 direction	P9DIR	04h
Port P9 resistor enable	P9REN	06h
Port P9 drive strength	P9DS	08h
Port P9 selection	P9SEL	0Ah

Table 6-38. Port J Registers (Base Address: 0320h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port PJ input	PJIN	00h
Port PJ output	PJOUT	02h
Port PJ direction	PJDIR	04h
Port PJ resistor enable	PJREN	06h
Port PJ drive strength	PJDS	08h
Port PJ selection	PJSEL	0Ah



Table 6-39. TA0 Registers (Base Address: 0340h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA0 control	TA0CTL	00h
Capture/compare control 0	TA0CCTL0	02h
Capture/compare control 1	TA0CCTL1	04h
Capture/compare control 2	TA0CCTL2	06h
TA0 counter	TAOR	10h
Capture/compare 0	TA0CCR0	12h
Capture/compare 1	TA0CCR1	14h
Capture/compare 2	TA0CCR2	16h
TA0 expansion 0	TA0EX0	20h
TA0 interrupt vector	TAOIV	2Eh

Table 6-40. TA1 Registers (Base Address: 0380h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA1 control	TA1CTL	00h
Capture/compare control 0	TA1CCTL0	02h
Capture/compare control 1	TA1CCTL1	04h
TA1 counter	TA1R	10h
Capture/compare 0	TA1CCR0	12h
Capture/compare 1	TA1CCR1	14h
TA1 expansion 0	TA1EX0	20h
TA1 interrupt vector	TA1IV	2Eh

Table 6-41. TA2 Registers (Base Address: 0400h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA2 control	TA2CTL	00h
Capture/compare control 0	TA2CCTL0	02h
Capture/compare control 1	TA2CCTL1	04h
TA2 counter	TA2R	10h
Capture/compare 0	TA2CCR0	12h
Capture/compare 1	TA2CCR1	14h
TA2 expansion 0	TA2EX0	20h
TA2 interrupt vector	TA2IV	2Eh

Table 6-42. TA3 Registers (Base Address: 0440h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA3 control	TA3CTL	00h
Capture/compare control 0	TA3CCTL0	02h
Capture/compare control 1	TA3CCTL1	04h
TA3 counter	TA3R	10h
Capture/compare 0	TA3CCR0	12h
Capture/compare 1	TA3CCR1	14h
TA3 expansion 0	TA3EX0	20h
TA3 interrupt vector	TA3IV	2Eh



Table 6-43. Backup Memory Registers (Base Address: 0480h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Backup memory 0	BAKMEM0	00h
Backup memory 1	BAKMEM1	02h
Backup memory 2	BAKMEM2	04h
Backup memory 3	BAKMEM3	06h

Table 6-44. RTC_C Registers (Base Address: 04A0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
RTC control 0	RTCCTL0	00h
RTC password	RTCPWD	01h
RTC control 1	RTCCTL1	02h
RTC control 3	RTCCTL3	03h
RTC offset calibration	RTCOCAL	04h
RTC temperature compensation	RTCTCMP	06h
RTC prescaler 0 control	RTCPS0CTL	08h
RTC prescaler 1 control	RTCPS1CTL	0Ah
RTC prescaler 0	RTCPS0	0Ch
RTC prescaler 1	RTCPS1	0Dh
RTC interrupt vector word	RTCIV	0Eh
RTC seconds	RTCSEC	10h
RTC minutes	RTCMIN	11h
RTC hours	RTCHOUR	12h
RTC day of week	RTCDOW	13h
RTC days	RTCDAY	14h
RTC month	RTCMON	15h
RTC year	RTCYEAR	16h
RTC alarm minutes	RTCAMIN	18h
RTC alarm hours	RTCAHOUR	19h
RTC alarm day of week	RTCADOW	1Ah
RTC alarm days	RTCADAY	1Bh
Binary-to-BCD conversion	BIN2BCD	1Ch
BCD-to-binary conversion	BCD2BIN	1Eh



Table 6-45. 32-Bit Hardware Multiplier Registers (Base Address: 04C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
16-bit operand 1 – multiply	MPY	00h
16-bit operand 1 – signed multiply	MPYS	02h
16-bit operand 1 – multiply accumulate	MAC	04h
16-bit operand 1 – signed multiply accumulate	MACS	06h
16-bit operand 2	OP2	08h
16 x 16 result low word	RESLO	0Ah
16 x 16 result high word	RESHI	0Ch
16 x 16 sum extension	SUMEXT	0Eh
32-bit operand 1 – multiply low word	MPY32L	10h
32-bit operand 1 – multiply high word	MPY32H	12h
32-bit operand 1 – signed multiply low word	MPYS32L	14h
32-bit operand 1 – signed multiply high word	MPYS32H	16h
32-bit operand 1 – multiply accumulate low word	MAC32L	18h
32-bit operand 1 – multiply accumulate high word	MAC32H	1Ah
32-bit operand 1 – signed multiply accumulate low word	MACS32L	1Ch
32-bit operand 1 – signed multiply accumulate high word	MACS32H	1Eh
32-bit operand 2 – low word	OP2L	20h
32-bit operand 2 – high word	OP2H	22h
32 x 32 result 0 – least significant word	RES0	24h
32 x 32 result 1	RES1	26h
32 x 32 result 2	RES2	28h
32 x 32 result 3 – most significant word	RES3	2Ah
MPY32 control 0	MPY32CTL0	2Ch

Table 6-46. DMA General Control Registers (Base Address: 0500h)

REGISTER DESCRIPTION	REGISTER	OFFSET
DMA module control 0	DMACTL0	00h
DMA module control 1	DMACTL1	02h
DMA module control 2	DMACTL2	04h
DMA module control 3	DMACTL3	06h
DMA module control 4	DMACTL4	08h
DMA interrupt vector	DMAIV	0Eh

Table 6-47. DMA Channel 0 Registers (Base Address: 0500h)

REGISTER DESCRIPTION	REGISTER	OFFSET
DMA channel 0 control	DMA0CTL	10h
DMA channel 0 source address low	DMAOSAL	12h
DMA channel 0 source address high	DMA0SAH	14h
DMA channel 0 destination address low	DMA0DAL	16h
DMA channel 0 destination address high	DMA0DAH	18h
DMA channel 0 transfer size	DMA0SZ	1Ah



Table 6-48. DMA Channel 1 Registers (Base Address: 0500h)

REGISTER DESCRIPTION	REGISTER	OFFSET
DMA channel 1 control	DMA1CTL	20h
DMA channel 1 source address low	DMA1SAL	22h
DMA channel 1 source address high	DMA1SAH	24h
DMA channel 1 destination address low	DMA1DAL	26h
DMA channel 1 destination address high	DMA1DAH	28h
DMA channel 1 transfer size	DMA1SZ	2Ah

Table 6-49. DMA Channel 2 Registers (Base Address: 0500h)

REGISTER DESCRIPTION	REGISTER	OFFSET
DMA channel 2 control	DMA2CTL	30h
DMA channel 2 source address low	DMA2SAL	32h
DMA channel 2 source address high	DMA2SAH	34h
DMA channel 2 destination address low	DMA2DAL	36h
DMA channel 2 destination address high	DMA2DAH	38h
DMA channel 2 transfer size	DMA2SZ	3Ah

Table 6-50. eUSCI_A0 Registers (Base Address: 05C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
eUSCI_A control word 0	UCA0CTLW0	00h
eUSCI _A control word 1	UCA0CTLW1	02h
eUSCI_A baud rate 0	UCA0BR0	06h
eUSCI_A baud rate 1	UCA0BR1	07h
eUSCI_A modulation control	UCA0MCTLW	08h
eUSCI_A status	UCA0STAT	0Ah
eUSCI_A receive buffer	UCA0RXBUF	0Ch
eUSCI_A transmit buffer	UCA0TXBUF	0Eh
eUSCI_A LIN control	UCA0ABCTL	10h
eUSCI_A IrDA transmit control	UCA0IRTCTL	12h
eUSCI_A IrDA receive control	UCA0IRRCTL	13h
eUSCI_A interrupt enable	UCA0IE	1Ah
eUSCI_A interrupt flags	UCA0IFG	1Ch
eUSCI_A interrupt vector word	UCA0IV	1Eh



Table 6-51. eUSCI_A1 Registers (Base Address:05E0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
eUSCI_A control word 0	UCA1CTLW0	00h
eUSCI _A control word 1	UCA1CTLW1	02h
eUSCI_A baud rate 0	UCA1BR0	06h
eUSCI_A baud rate 1	UCA1BR1	07h
eUSCI_A modulation control	UCA1MCTLW	08h
eUSCI_A status	UCA1STAT	0Ah
eUSCI_A receive buffer	UCA1RXBUF	0Ch
eUSCI_A transmit buffer	UCA1TXBUF	0Eh
eUSCI_A LIN control	UCA1ABCTL	10h
eUSCI_A IrDA transmit control	UCA1IRTCTL	12h
eUSCI_A IrDA receive control	UCA1IRRCTL	13h
eUSCI_A interrupt enable	UCA1IE	1Ah
eUSCI_A interrupt flags	UCA1IFG	1Ch
eUSCI_A interrupt vector word	UCA1IV	1Eh

Table 6-52. eUSCI_A2 Registers (Base Address:0600h)

REGISTER DESCRIPTION	REGISTER	OFFSET
eUSCI_A control word 0	UCA2CTLW0	00h
eUSCI _A control word 1	UCA2CTLW1	02h
eUSCI_A baud rate 0	UCA2BR0	06h
eUSCI_A baud rate 1	UCA2BR1	07h
eUSCI_A modulation control	UCA2MCTLW	08h
eUSCI_A status	UCA2STAT	0Ah
eUSCI_A receive buffer	UCA2RXBUF	0Ch
eUSCI_A transmit buffer	UCA2TXBUF	0Eh
eUSCI_A LIN control	UCA2ABCTL	10h
eUSCI_A IrDA transmit control	UCA2IRTCTL	12h
eUSCI_A IrDA receive control	UCA2IRRCTL	13h
eUSCI_A interrupt enable	UCA2IE	1Ah
eUSCI_A interrupt flags	UCA2IFG	1Ch
eUSCI A interrupt vector word	UCA2IV	1Eh



Table 6-53. eUSCI_B0 Registers (Base Address: 0640h)

REGISTER DESCRIPTION	REGISTER	OFFSET
eUSCI_B control word 0	UCB0CTLW0	00h
eUSCI_B control word 1	UCB0CTLW1	02h
eUSCI_B bit rate 0	UCB0BR0	06h
eUSCI_B bit rate 1	UCB0BR1	07h
eUSCI_B status word	UCB0STATW	08h
eUSCI_B byte counter threshold	UCB0TBCNT	0Ah
eUSCI_B receive buffer	UCB0RXBUF	0Ch
eUSCI_B transmit buffer	UCB0TXBUF	0Eh
eUSCI_B I2C own address 0	UCB0I2COA0	14h
eUSCI_B I2C own address 1	UCB0l2COA1	16h
eUSCI_B I2C own address 2	UCB0I2COA2	18h
eUSCI_B I2C own address 3	UCB0I2COA3	1Ah
eUSCI_B received address	UCB0ADDRX	1Ch
eUSCI_B address mask	UCB0ADDMASK	1Eh
eUSCI I2C slave address	UCB0I2CSA	20h
eUSCI interrupt enable	UCB0IE	2Ah
eUSCI interrupt flags	UCB0IFG	2Ch
eUSCI interrupt vector word	UCB0IV	2Eh

Table 6-54. ADC10_A Registers (Base Address: 0740h)

REGISTER DESCRIPTION	REGISTER	OFFSET
ADC10_A control 0	ADC10CTL0	00h
ADC10_A control 1	ADC10CTL1	02h
ADC10_A control 2	ADC10CTL2	04h
ADC10_A window comparator low threshold	ADC10LO	06h
ADC10_A window comparator high threshold	ADC10HI	08h
ADC10_A memory control 0	ADC10MCTL0	0Ah
ADC10_A conversion memory	ADC10MCTL0	12h
ADC10_A interrupt enable	ADC10IE	1Ah
ADC10_A interrupt flags	ADC10IGH	1Ch
ADC10_A interrupt vector word	ADC10IV	1Eh



Table 6-55. SD24_B Registers (Base Address: 0800h)

REGISTER DESCRIPTION	REGISTER	OFFSET
SD24_B control 0	SD24BCTL0	00h
SD24_B control 1	SD24BCTL1	02h
SD24_B interrupt flag	SD24BIFG	0Ah
SD24_B interrupt enable	SD24BIE	0Ch
SD24_B interrupt vector	SD24BIV	0Eh
SD24_B converter 0 control	SD24BCCTL0	10h
SD24_B converter 0 input control	SD24BINCTL0	12h
SD24_B converter 0 OSR control	SD24BOSR0	14h
SD24_B converter 0 preload	SD24BPRE0	16h
SD24_B converter 1 control	SD24BCCTL1	18h
SD24_B converter 1 input control	SD24BINCTL1	1Ah
SD24_B converter 1 OSR control	SD24BOSR1	1Ch
SD24_B converter 1 preload	SD24BPRE1	1Eh
SD24_B converter 2 control	SD24BCCTL2	20h
SD24_B converter 2 input control	SD24BINCTL2	22h
SD24_B converter 2 OSR control	SD24BOSR2	24h
SD24_B converter 2 preload	SD24BPRE2	26h
SD24_B converter 0 conversion memory low word	SD24BMEML0	50h
SD24_B converter 0 conversion memory high word	SD24BMEMH0	52h
SD24_B converter 1 conversion memory low word	SD24BMEML1	54h
SD24_B converter 1 conversion memory high word	SD24BMEMH1	56h
SD24_B converter 2 conversion memory low word	SD24BMEML2	58h
SD24_B converter 2 conversion memory high word	SD24BMEMH2	5Ah

Table 6-56. Auxiliary Supplies Registers (Base Address: 09E0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Auxiliary supply control 0	AUXCTL0	00h
Auxiliary supply control 1	AUXCTL1	02h
Auxiliary supply control 2	AUXCTL2	04h
AUX2 charger control	AUX2CHCTL	12h
AUX3 charger control	AUX3CHCTL	14h
AUX ADC control	AUXADCCTL	16h
AUX interrupt flag	AUXIFG	1Ah
AUX interrupt enable	AUXIE	1Ch
AUX interrupt vector word	AUXIV	1Eh



Table 6-57. LCD_C Registers (Base Address: 0A00h)

REGISTER DESCRIPTION	REGISTER	OFFSET
LCD_C control 0	LCDCCTL0	000h
LCD_C control 1	LCDCCTL1	002h
LCD_C blinking control	LCDCBLKCTL	004h
LCD_C memory control	LCDCMEMCTL	006h
LCD_C voltage control	LCDCVCTL	008h
LCD_C port control 0	LCDCPCTL0	00Ah
LCD_C port control 1	LCDCPCTL1	00Ch
LCD_C port control 2	LCDCPCTL2	00Eh
LCD_C charge pump control	LCDCCPCTL	012h
LCD_C interrupt vector	LCDCIV	01Eh
Static and 2- to 4-mux modes		
LCD_C memory 1	LCDM1	020h
LCD_C memory 2	LCDM2	021h
:	:	:
LCD_C memory 20	LCDM20	033h
LCD_C blinking memory 1	LCDBM1	040h
LCD_C blinking memory 2	LCDBM2	041h
:	:	:
LCD_C blinking memory 20	LCDBM20	053h
5- to 8-mux modes		
LCD_C memory 1	LCDM1	020h
LCD_C memory 2	LCDM2	021h
:	:	:
LCD_C memory 40	LCDM40	047h



6.12 Input/Output Diagrams

6.12.1 Port P1 (P1.0 and P1.1) Input/Output With Schmitt Trigger (MSP430F67xxIPZ and MSP430F67xxIPN)

Figure 6-2 shows the port diagram. Table 6-58 summarizes the selection of the pin functions.




Figure 6-2. Port P1 (P1.0 and P1.1) Diagram (MSP430F67xxIPZ and MSP430F67xxIPN)



Table 6-58. Port P1 (P1.0 and P1.1) Pin Functions (MSP430F67xxIPZ and MSP430F67xxIPN)

PIN NAME (P1.x)	,	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾		
	Х	FUNCTION	P1DIR.x	P1SEL.x	P1MAPx
		P1.0 (I/O)	I: 0; O: 1	0	X
P1.0/PM_TA0.0/ VeREF-/A2	0	TA0.CCI0A	0	1	default
	U	TA0.TA0	1	1	default
		VeREF-/A2 ⁽²⁾	X	1	= 31
P1.1/PM_TA0.1/ VeREF+/A1		P1.1 (I/O)	I: 0; O: 1	0	X
		TA0.CCI1A	0	1	default
	l	TA0.TA1	1	1	default
		VeREF+/A1 ⁽²⁾	Х	1	= 31

⁽¹⁾ X = Don't care

⁽²⁾ Setting P1SEL.x bit together with P1MAPx = PM_ANALOG disables the output driver and the input Schmitt trigger.



6.12.2 Port P1 (P1.2) Input/Output With Schmitt Trigger (MSP430F67xxIPZ and MSP430F67xxIPN)

Figure 6-3 shows the port diagram. Table 6-59 summarizes the selection of the pin functions.




Figure 6-3. Port P1 (P1.2) Pin Functions (MSP430F67xxIPZ and MSP430F67xxIPN)

Table 6-59. Port P1 (P1.2) Pin Functions (MSP430F67xxIPZ and MSP430F67xxIPN)

PIN NAME (P1.x) x		FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾			
	X	x FUNCTION	P1DIR.x	P1SEL.x	P1MAPx	
P1.2/PM_UCA0RXD/ PM_UCA0SOMI/A0	2	P1.2 (I/O)	I: 0; O: 1	0	Х	
		UCA0RXD/UCA0SOMI	X	1	default	
		A0 ⁽²⁾	X	1	= 31	

X = Don't care

⁽²⁾ Setting P1SEL.x bit together with P1MAPx = PM_ANALOG disables the output driver and the input Schmitt trigger.

6.12.3 Port P1 (P1.3 to P1.5) Input/Output With Schmitt Trigger (MSP430F67xxIPZ and MSP430F67xxIPN)

Figure 6-4 shows the port diagram. Table 6-60 summarizes the selection of the pin functions.




Figure 6-4. Port P1 (P1.3 to P1.5) Diagram (MSP430F67xxIPZ and MSP430F67xxIPN)

Table 6-60. Port P1 (P1.3 to P1.5) Pin Functions (MSP430F67xxIPZ and MSP430F67xxIPN)

PIN NAME (P1.x)	v	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾			
	Х	FUNCTION	P1DIR.x	P1SEL.x	P1MAPx	
		P1.3 (I/O)	I: 0; O: 1	0	Х	
P1.3/PM_UCA0TXD/ PM_UCA0SIMO/R03	3	UCA0TXD/UCA0SIMO	X	1	default	
I W_OCAOSIWO/IXOS		R03 ⁽²⁾	X	1	= 31	
P1.4/PM UCA1RXD/		P1.4 (I/O)	I: 0; O: 1	0	Х	
PM_UCA1SOMI/	4	UCA1RXD/UCA1SOMI	Х	1	default	
LCDREF/R13		LCDREF/R13 ⁽²⁾	Х	1	= 31	
P1.5/PM_UCA1TXD/ PM_UCA1SIMO/R23		P1.5 (I/O)	I: 0; O: 1	0	Х	
	5	UCA1TXD/UCA1SIMO	Х	1	default	
T W_OO/TOWO/TC		R23 ⁽²⁾	X	1	= 31	

⁽¹⁾ X = Don't care

⁽²⁾ Setting P1SEL.x bit together with P1MAPx = PM_ANALOG disables the output driver and the input Schmitt trigger.



6.12.4 Port P1 (P1.6 and P1.7) (MSP430F67xxIPZ and MSP430F67xxIPN), Port P2 (P2.0 and P2.1) (MSP430F67xxIPZ Only) Input/Output With Schmitt Trigger

Figure 6-5 shows the port diagram. Table 6-61 and Table 6-62 summarize the selection of the pin functions.




Figure 6-5. Port P1 (P1.6 and P1.7) (MSP430F67xxIPZ and MSP430F67xxIPN), Port P2 (P2.0 and P2.1) (MSP430F67xxIPZ Only) Diagram

MSP430F6726 MSP430F6725 MSP430F6724 MSP430F6723 MSP430F6721 MSP430F6720



Table 6-61. Port P1 (P1.6 and P1.7) Pin Functions (MSP430F67xxIPZ and MSP430F67xxIPN)

				CONTROL BITS	OR SIGNALS ⁽¹⁾	
PIN NAME (P1.x)	X	FUNCTION	P1DIR.x	P1SEL.x	P1MAPx	COM4, COM5 Enable Signal
		P1.6 (I/O)	I: 0; O: 1	0	X	0
		UCA0CLK	X	1	default	0
P1.6/PM_UCA0CLK/COM4	6	Output driver and input Schmitt trigger disabled	X	1	= 31	0
		COM4	X	X	X	1
		P1.7 (I/O)	I: 0; O: 1	0	X	0
P1.7/PM_UCB0CLK/COM5	7	UCB0CLK	X	1	default	0
		Output driver and input Schmitt trigger disabled	X	1	= 31	0
		COM5	X	X	X	1

⁽¹⁾ X = Don't care

Table 6-62. Port P2 (P2.0 and P2.1) Pin Functions (MSP430F67xxIPZ Only)

			OR SIGNALS ⁽¹⁾			
PIN NAME (P2.x)	x	FUNCTION	P2DIR.x	P2SEL.x	P2MAPx	COM6, COM7 Enable Signal
P2.0/PM_UCB0SOMI/ PM_UCB0SCL/COM6		P2.0 (I/O)	I: 0; O: 1	0	Х	0
		UCB0SOMI/UCB0SCL	X	1	default	0
	0	Output driver and input Schmitt trigger disabled	×	1	= 31	0
		COM6	X	X	X	1
		P2.1 (I/O)	I: 0; O: 1	0	Х	0
DO 4/DM LICDOCIMO/		UCB0SIMO/UCB0SDA	Х	1	default	0
P2.1/PM_UCB0SIMO/ PM_UCB0SDA/COM7	1	Output driver and input Schmitt trigger disabled	Х	1	= 31	0
		COM7	X	X	X	1

⁽¹⁾ X = Don't care



6.12.5 Port P2 (P2.2 to P2.7) Input/Output With Schmitt Trigger (MSP430F67xxIPZ Only)

Figure 6-6 shows the port diagram. Table 6-63 summarizes the selection of the pin functions.




Figure 6-6. Port P2 (P2.2 to P2.7) Diagram (MSP430F67xxIPZ Only)



Table 6-63. Port P2 (P2.2 to P2.7) Pin Functions (MSP430F67xxIPZ Only)

DINI NAME (DO)		FUNCTION	CONTRO	CONTROL BITS OR SIGNALS ⁽¹⁾			
PIN NAME (P2.x)	X	FUNCTION	P2DIR.x	P2SEL.x	P2MAPx		
		P2.2 (I/O)	I: 0; O: 1	0	Х		
P2.2/PM_UCA2RXD/ PM_UCA2SOMI	2	UCA2RXD/UCA2SOMI	X	1	default		
		Output driver and input Schmitt trigger disabled	X	1	= 31		
		P2.3 (I/O)	I: 0; O: 1	0	Х		
P2.3/PM_UCA2TXD/ PM_UCA2SIMO	3	UCA2TXD/UCA2SIMO	X	1	default		
I W_OOAZOIWO		Output driver and input Schmitt trigger disabled	X	1	= 31		
		P2.4 (I/O)	I: 0; O: 1	0	Х		
P2.4/PM_UCA1CLK	4	UCA1CLK	X	1	default		
		Output driver and input Schmitt trigger disabled	X	1	= 31		
		P2.5 (I/O)	I: 0; O: 1	0	Х		
P2.5/PM_UCA2CLK	5	UCA2CLK	X	1	default		
		Output driver and input Schmitt trigger disabled	X	1	= 31		
		P2.6 (I/O)	I: 0; O: 1	0	Х		
DO C/DM TAA O		TA1.CC10A	0	1	default		
P2.6/PM_TA1.0	6	TA1.TA0	1	1	default		
		Output driver and input Schmitt trigger disabled	X	1	= 31		
		P2.7 (I/O)	I: 0; O: 1	0	Х		
D2 7/DM TA4 4	7	TA1.CCI1A	0	1	default		
P2.7/PM_TA1.1	7	TA1.TA1	1	1	default		
		Output driver and input Schmitt trigger disabled	Х	1	= 31		

⁽¹⁾ X = Don't care



6.12.6 Port P3 (P3.0 to P3.3) Input/Output With Schmitt Trigger (MSP430F67xxIPZ Only)

Figure 6-7 shows the port diagram. Table 6-64 summarizes the selection of the pin functions.




Figure 6-7. Port P3 (P3.0 to P3.3) Diagram (MSP430F67xxIPZ Only)

Table 6-64. Port P3 (P3.0 to P3.3) Pin Functions (MSP430F67xxIPZ Only)

DIN NAME (D2 v)		FUNCTION	CONTRO	DL BITS OR SIG	GNALS ⁽¹⁾
PIN NAME (P3.x)	X	FUNCTION	P3DIR.x	P3SEL.x	P3MAPx
P3.0/PM_TA2.0		P3.0 (I/O)	I: 0; O: 1	0	Х
	_	TA2.CC10A	0	1	default
	0	TA2.TA0	1	1	default
		Output driver and input Schmitt trigger disabled	X	1	= 31
		P3.1 (I/O)	I: 0; O: 1	0	Х
D2 4/DM TA 2.4		TA2.CCI1A	0	1	default
P3.1/PM_TA2.1	1	TA2.TA1	1	1	default
		Output driver and input Schmitt trigger disabled	X	1	= 31
		P3.2 (I/O)	I: 0; O: 1	0	Х
P3.2/PM_TACLK/	_	TACLK	0	1	default
PM_RTCCLK	2	RTCCLK	1	1	default
		Output driver and input Schmitt trigger disabled	Х	1	= 31
		P3.3 (I/O)	I: 0; O: 1	0	Х
D2 2/DM TAO 2	3	TA0.CCI2A	0	1	default
P3.3/PM_TA0.2	3	TA0.TA2	1	1	default
		Output driver and input Schmitt trigger disabled	Х	1	= 31

⁽¹⁾ X = Don't care

6.12.7 Port P3 (P3.4 to P3.7) Input/Output With Schmitt Trigger (MSP430F67xxIPZ Only)

Figure 6-8 shows the port diagram. Table 6-65 summarizes the selection of the pin functions.




Figure 6-8. Port P3 (P3.4 to P3.7) Diagram (MSP430F67xxIPZ Only)



Table 6-65. Port P3 (P3.4 to P3.7) Pin Functions (MSP430F67xxIPZ Only)

PIN NAME (P3.x)		FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾				
	x		P3DIR.x	P3SEL.x	РЗМАРх	LCDS39 LCDS36	
P3.4/PM_SDCLK/S39		P3.4 (I/O)	I: 0; O: 1	0	Х	0	
		SDCLK	X	1	default	0	
	4	Output driver and input Schmitt trigger disabled	Х	1	= 31	0	
		S39	Х	Х	Х	1	
P3.5/PM_SD0DIO/S38		P3.5 (I/O)	I: 0; O: 1	0	Х	0	
		SD0DIO	Х	1	default	0	
	5	Output driver and input Schmitt trigger disabled	Х	1	= 31	0	
		S38	Х	Х	Х	1	
P3.6/PM_SD1DIO/S37		P3.6 (I/O)	I: 0; O: 1	0	Х	0	
		SD1DIO	X	1	default	0	
	6	Output driver and input Schmitt trigger disabled	Х	1	= 31	0	
		S37	Х	Х	Х	1	
		P3.7 (I/O)	I: 0; O: 1	0	X	0	
P3.7/PM_SD2DIO/S36		SD2DIO	X	1	default	0	
	7	Output driver and input Schmitt trigger disabled	X	1	= 31	0	
		S36	X	X	X	1	

⁽¹⁾ X = Don't care



6.12.8 Port P4 (P4.0 to P4.7), Port P5 (P5.0 to P5.7), Port P6 (P6.0 to P6.7), Port P7 (P7.0 to P7.7), Port P8 (P8.0 to P8.3) Input/Output With Schmitt Trigger (MSP430F67xxIPZ Only)

Figure 6-9 shows the port diagram. Table 6-66 through Table 6-70 summarize the selection of the pin functions.




Figure 6-9. Port P4 (P4.0 to P4.7), Port P5 (P5.0 to P5.7), Port P6 (P6.0 to P6.7), Port P7 (P7.0 to P7.7), Port P8 (P8.0 to P8.3) Diagram (MSP430F67xxIPZ Only)



Table 6-66. Port P4 (P4.0 to P4.7) Pin Functions (MSP430F67xxIPZ Only)

PIN NAME (P4.x)	x	FUNCTION	CONTR	CONTROL BITS OR SIGNALS ⁽¹⁾		
			P4DIR.x	P4SEL.x	LCDS35 LCDS28	
P4.0/S35		P4.0 (I/O)	I: 0; O: 1	0	0	
	0	N/A	0	1	0	
	0	DVSS	1	1	0	
		S35	X	X	1	
P4.1/S34		P4.1 (I/O)	I: 0; O: 1	0	0	
	1	N/A	0	1	0	
	1	DVSS	1	1	0	
		S34	X	X	1	
		P4.2 (I/O)	I: 0; O: 1	0	0	
D. 10/000	2	N/A	0	1	0	
P4.2/S33	2	DVSS	1	1	0	
		S33	X	Х	1	
		P4.3 (I/O)	I: 0; O: 1	0	0	
D4.0/000		N/A	0	1	0	
P4.3/S32	3	DVSS	1	1	0	
		S32	X	Х	1	
		P4.4 (I/O)	I: 0; O: 1	0	0	
P4.4/S31		N/A	0	1	0	
	4	DVSS	1	1	0	
		S31	X	Х	1	
		P4.5 (I/O)	I: 0; O: 1	0	0	
D4.5/000	5	N/A	0	1	0	
P4.5/S30	5	DVSS	1	1	0	
		S30	X	Х	1	
		P4.6 (I/O)	I: 0; O: 1	0	0	
D4.6/000		N/A	0	1	0	
P4.6/S29	6	DVSS	1	1	0	
		S29	X	Х	1	
P4.7/S28		P4.7 (I/O)	I: 0; O: 1	0	0	
	7	N/A	0	1	0	
	7	DVSS	1	1	0	
		S28	X	Χ	1	

⁽¹⁾ X = Don't care



Table 6-67. Port P5 (P5.0 to P5.7) Pin Functions (MSP430F67xxIPZ Only)

PIN NAME (P5.x)		FUNCTION	CONTRO	CONTROL BITS OR SIGNALS ⁽¹⁾		
	x		P5DIR.x	P5SEL.x	LCDS27 LCDS20	
P5.0/\$27		P5.0 (I/O)	I: 0; O: 1	0	0	
	0	N/A	0	1	0	
	0	DVSS	1	1	0	
		S27	X	X	1	
P5.1/S26		P5.1 (I/O)	I: 0; O: 1	0	0	
		N/A	0	1	0	
	1	DVSS	1	1	0	
		S26	X	Х	1	
		P5.2 (I/O)	I: 0; O: 1	0	0	
		N/A	0	1	0	
P5.2/S25	2	DVSS	1	1	0	
		S25	X	Х	1	
		P5.3 (I/O)	I: 0; O: 1	0	0	
DE 0/004		N/A	0	1	0	
P5.3/S24	3	DVSS	1	1	0	
		S24	X	Х	1	
P5.4/S23		P5.4 (I/O)	I: 0; O: 1	0	0	
	4	N/A	0	1	0	
	4	DVSS	1	1	0	
		S23	X	Х	1	
		P5.5 (I/O)	I: 0; O: 1	0	0	
DE E/000	_	N/A	0	1	0	
P5.5/S22	5	DVSS	1	1	0	
		S22	Х	Х	1	
		P5.6 (I/O)	I: 0; O: 1	0	0	
P5.6/S21		N/A	0	1	0	
	6	DVSS	1	1	0	
		S21	Х	Х	1	
P5.7/S20		P5.7 (I/O)	I: 0; O: 1	0	0	
	_	N/A	0	1	0	
	7	DVSS	1	1	0	
		S20	Х	Х	1	

⁽¹⁾ X = Don't care



Table 6-68. Port P6 (P6.0 to P6.7) Pin Functions (MSP430F67xxIPZ Only)

		FUNCTION	CONTRO	CONTROL BITS OR SIGNALS ⁽¹⁾			
PIN NAME (P6.x)	x		P6DIR.x	P6SEL.x	LCDS19 LCDS12		
		P6.0 (I/O)	I: 0; O: 1	0	0		
Do 0/040		N/A	0	1	0		
P6.0/S19	0	DVSS	1	1	0		
		S19	Х	Х	1		
		P6.1 (I/O)	I: 0; O: 1	0	0		
DO 4/040		N/A	0	1	0		
P6.1/S18	1	DVSS	1	1	0		
		S18	Х	Х	1		
		P6.2 (I/O)	I: 0; O: 1	0	0		
Do 0/047		N/A	0	1	0		
P6.2/S17	2	DVSS	1	1	0		
		S17	X	Х	1		
		P6.3 (I/O)	I: 0; O: 1	0	0		
20.0/040		N/A	0	1	0		
P6.3/S16	3	DVSS	1	1	0		
		S16	Х	Х	1		
		P6.4 (I/O)	I: 0; O: 1	0	0		
Do 4/045		N/A	0	1	0		
P6.4/S15	4	DVSS	1	1	0		
		S15	X	Х	1		
		P6.5 (I/O)	l: 0; O: 1	0	0		
20.5/04.4	_	N/A	0	1	0		
P6.5/S14	5	DVSS	1	1	0		
		S14	X	Х	1		
		P6.6 (I/O)	I: 0; O: 1	0	0		
20.0/040		N/A	0	1	0		
P6.6/S13	6	DVSS	1	1	0		
		S13	Х	Х	1		
		P6.7 (I/O)	I: 0; O: 1	0	0		
Do = 10 to		N/A	0	1	0		
P6.7/S12	7	DVSS	1	1	0		
		S12	X	Х	1		

⁽¹⁾ X = Don't care



Table 6-69. Port P7 (P7.0 to P7.7) Pin Functions (MSP430F67xxIPZ Only)

		FUNCTION	CONTRO	CONTROL BITS OR SIGNALS ⁽¹⁾			
PIN NAME (P7.x)	x		P7DIR.x	P7SEL.x	LCDS11 LCDS4		
		P7.0 (I/O)	I: 0; O: 1	0	0		
D7.0/044	0	N/A	0	1	0		
P7.0/S11	0	DVSS	1	1	0		
		S11	Х	Х	1		
		P7.1 (I/O)	I: 0; O: 1	0	0		
D7.4/040		N/A	0	1	0		
P7.1/S10	1	DVSS	1	1	0		
		S10	X	Х	1		
		P7.2 (I/O)	I: 0; O: 1	0	0		
D7.0/00		N/A	0	1	0		
P7.2/S9	2	DVSS	1	1	0		
		S9	Х	Х	1		
		P7.3 (I/O)	I: 0; O: 1	0	0		
D7.0/00		N/A	0	1	0		
P7.3/S8	3	DVSS	1	1	0		
		S8	X	Х	1		
		P7.4 (I/O)	I: 0; O: 1	0	0		
P7.4/S7	4	N/A	0	1	0		
P7.4/S7	4	DVSS	1	1	0		
		S7	X	Х	1		
		P7.5 (I/O)	I: 0; O: 1	0	0		
D7 F/00	_	N/A	0	1	0		
P7.5/S6	5	DVSS	1	1	0		
		S6	Х	Х	1		
		P7.6 (I/O)	I: 0; O: 1	0	0		
D7.0/05		N/A	0	1	0		
P7.6/S5	6	DVSS	1	1	0		
		S5	Х	Х	1		
		P7.7 (I/O)	I: 0; O: 1	0	0		
D7 7/0 4	_	N/A	0	1	0		
P7.7/S4	7	DVSS	1	1	0		
		S4	Х	Х	1		

⁽¹⁾ X = Don't care



Table 6-70. Port P8 (P8.0 to P8.3) Pin Functions (MSP430F67xxIPZ Only)

		FUNCTION	CONTRO	DL BITS OR SIG	SNALS ⁽¹⁾
PIN NAME (P8.x)	X		P8DIR.x	P8SEL.x	LCDS3 LCDS0
		P8.0 (I/O)	I: 0; O: 1	0	0
P8.0/S3	0	N/A	0	1	0
P6.0/53	0	DVSS	1	1	0
		S3	X	Х	1
		P8.1 (I/O)	I: 0; O: 1	0	0
D0.4/C0	1	N/A	0	1	0
P8.1/S2	1	DVSS	1	1	0
		S2	X	Х	1
		P8.2 (I/O)	I: 0; O: 1	0	0
D0 0/04	2	N/A	0	1	0
P8.2/S1	2	DVSS	1	1	0
		S1	X	Х	1
		P8.3 (I/O)	I: 0; O: 1	0	0
D0 0/00		N/A	0	1	0
P8.3/S0	3	DVSS	1	1	0
		S0	X	Х	1

⁽¹⁾ X = Don't care

6.12.9 Port P8 (P8.4 to P8.7) Input/Output With Schmitt Trigger (MSP430F67xxIPZ Only)

Figure 6-10 shows the port diagram. Table 6-71 summarizes the selection of the pin functions.




Figure 6-10. Port P8 (P8.4 to P8.7) Diagram (MSP430F67xxIPZ Only)

Table 6-71. Port P8 (P8.4 to P8.7) Pin Functions (MSP430F67xxIPZ Only)

PIN NAME (P8.x)		FUNCTION	CONTROL BITS	S OR SIGNALS
PIN NAME (Po.X)	X	FUNCTION	P8DIR.x	P8SEL.x
		P8.4 (I/O)	I: 0; O: 1	0
P8.4/TA1.0	4	TA1.CCI0A	0	1
		TA1.TA0	1	1
		P8.5 (I/O)	I: 0; O: 1	0
P8.5/TA1.1	5	TA1.CCI1A	0	1
		TA1.TA1	1	1
		P8.6 (I/O)	I: 0; O: 1	0
P8.6/TA2.0	6	TA2.CCI0A	0	1
		TA2.TA0	1	1
		P8.7 (I/O)	I: 0; O: 1	0
P8.7/TA2.1	7	TA2.CCI1A	0	1
		TA2.TA1	1	1



6.12.10 Port P9 (P9.0) Input/Output With Schmitt Trigger (MSP430F67xxIPZ Only)

Figure 6-11 shows the port diagram. Table 6-72 summarizes the selection of the pin functions.




Figure 6-11. Port P9 (P9.0) Diagram (MSP430F67xxIPZ Only)

Table 6-72. Port P9 (P9.0) Pin Functions (MSP430F67xxIPZ Only)

PIN NAME (P9.x)	v	FUNCTION	CONTROL BITS OR SIGNALS		
	X	FUNCTION	P9DIR.x	P9SEL.x	
P9.0/TACLK/RTCCLK		P9.0 (I/O)	I: 0; O: 1	0	
	0	TACLK	0	1	
		RTCCLK	1	1	

6.12.11 Port P9 (P9.1 to P9.3) Input/Output With Schmitt Trigger (MSP430F67xxIPZ Only)

Figure 6-12 shows the port diagram. Table 6-73 summarizes the selection of the pin functions.




Figure 6-12. Port P9 (P9.1 to P9.3) Diagram (MSP430F67xxIPZ Only)

Table 6-73. Port P9 (P9.1 to P9.3) Pin Functions (MSP430F67xxIPZ Only)

PIN NAME (P9.x)			CONTROL BITS OR SIGNALS ⁽¹⁾		
	X		P9DIR.x	P9SEL.x	
DO 4/A5		P9.1 (I/O)	I: 0; O: 1	0	
P9.1/A5	1	A5 ⁽²⁾	Х	1	
D0 0/A4	_	P9.2 (I/O)	I: 0; O: 1	0	
P9.2/A4	2	A4 ⁽²⁾	Х	1	
P9.3/A3	_	P9.3 (I/O)	I: 0; O: 1	0	
	3	A3 ⁽²⁾	Х	1	

⁽¹⁾ X = Don't care

⁽²⁾ Setting P9SEL.x bit disables the output driver and the input Schmitt trigger.



6.12.12 Port P2 (P2.0 and P2.1) Input/Output With Schmitt Trigger (MSP430F67xxIPN Only)

Figure 6-13 shows the port diagram. Table 6-74 summarizes the selection of the pin functions.




Figure 6-13. Port P2 (P2.0 and P2.1) Diagram (MSP430F67xxIPN Only)



Table 6-74. Port P2 (P2.0 and P2.1) Pin Functions (MSP430F67xxIPN Only)

				CONTRO	DL BITS OR SIG	SNALS ⁽¹⁾	
PIN NAME (P2.x)	x	FUNCTION	P2DIR.x	P2SEL.x	P2MAPx	LCDS39, LCDS38	COM6, COM7 Enable Signal
		P2.0 (I/O)	I: 0; O: 1	0	X	0	0
		UCB0SOMI/UCB0SCL	X	1	default	0	0
P2.0/PM_UCB0SOMI/ PM_UCB0SCL/COM6/ S39	0	Output driver and input Schmitt trigger disabled	x	1	= 31	0	0
		COM6	X	X	X	X	1
		S39	X	X	X	1	0
		P2.1 (I/O)	I: 0; O: 1	0	Х	0	0
		UCB0SIMO/UCB0SDA	Х	1	default	0	0
P2.1/PM_UCB0SIMO/ PM_UCB0SDA/COM7/ S38	1	Output driver and input Schmitt trigger disabled	Х	1	= 31	0	0
		COM7	Х	Х	Х	Х	1
		S38	X	X	X	1	0

⁽¹⁾ X = Don't care



6.12.13 Port P2 (P2.2 to P2.7) Input/Output With Schmitt Trigger (MSP430F67xxIPN Only)

Figure 6-14 shows the port diagram. Table 6-75 summarizes the selection of the pin functions.




Figure 6-14. Port P2 (P2.2 to P2.7) Diagram (MSP430F67xxIPN Only)

Table 6-75. Port P2 (P2.2 to P2.7) Pin Functions (MSP430F67xxIPN Only)

			CONTROL BITS OR SIGNALS ⁽¹⁾			
PIN NAME (P2.x)	X	FUNCTION	P2DIR.x	P2SEL.x	P2MAPx	LCDS37 LCDS32
		P2.2 (I/O)	I: 0; O: 1	0	Х	0
DO O/DM LICAODYD/		UCA2RXD/UCA2SOMI	Х	1	default	0
P2.2/PM_UCA2RXD/ PM_UCA2SOMI/S37	2	Output driver and input Schmitt trigger disabled	X	1	= 31	0
		S37	Х	Х	Х	1
		P2.3 (I/O)	I: 0; O: 1	0	Х	0
DO O/DM LICAOTYD/		UCA2TXD/UCA2SIMO	Х	1	default	0
P2.3/PM_UCA2TXD/ PM_UCA2SIMO/S36	3	Output driver and input Schmitt trigger disabled	Х	1	= 31	0
		S36	Х	Х	Х	1
		P2.4 (I/O)	I: 0; O: 1	0	Х	0
		UCA1CLK	Х	1	default	0
P2.4/PM_UCA1CLK/S35	4	Output driver and input Schmitt trigger disabled	Х	1	= 31	0
		S35	Х	Х	Х	1
		P2.5 (I/O)	I: 0; O: 1	0	Х	0
		UCA2CLK	X	1	default	0
P2.5/PM_UCA2CLK/S34	5	Output driver and input Schmitt trigger disabled	X	1	= 31	0
		S34	Х	Х	Х	1
		P2.6 (I/O)	I: 0; O: 1	0	Х	0
		TA1.CCI0A	0	1	default	0
P2.6/PM TA1.0/S33	6	TA1.TA0	1	1	default	0
. 2.6,7		Output driver and input Schmitt trigger disabled	X	1	= 31	0
		S33	Х	Х	Х	1
		P2.7 (I/O)	I: 0; O: 1	0	Х	0
		TA1.CCI1A	0	1	default	0
P2.7/PM_TA1.1/S32	7	TA1.TA1	1	1	default	0
. 2.77 W_17(1.17002	1	Output driver and input Schmitt trigger disabled	Х	1	= 31	0
		S32	Х	Х	Х	1

⁽¹⁾ X = Don't care



6.12.14 Port P3 (P3.0 to P3.7) Input/Output With Schmitt Trigger (MSP430F67xxIPN Only)

Figure 6-15 shows the port diagram. Table 6-76 summarizes the selection of the pin functions.




Figure 6-15. Port P3 (P3.0 to P3.7) Diagram (MSP430F67xxIPN Only)



Table 6-76. Port P3 (P3.0 to P3.7) Pin Functions (MSP430F67xxIPN Only)

			CONTROL BITS OR SIGNALS ⁽¹⁾			
PIN NAME (P3.x)	x	FUNCTION	P3DIR.x	P3SEL.x	РЗМАРх	LCDS31 LCDS24
		P3.0 (I/O)	I: 0; O: 1	0	Х	0
		TA2.CCI0A	0	1	default	0
P3.0/PM_TA2.0/S31	0	TA2.TA0	1	1	default	0
		Output driver and input Schmitt trigger disabled	X	1	= 31	0
		S31	X	X	X	1
		P3.1 (I/O)	I: 0; O: 1	0	X	0
		TA2.CCI1A	0	1	default	0
P3.1/PM_TA2.1/S30	1	TA2.TA1	1	1	default	0
		Output driver and input Schmitt trigger disabled	X	1	= 31	0
		S30	X	X	X	1
		P3.2 (I/O)	I: 0; O: 1	0	Х	0
		TACLK	0	1	default	0
P3.2/PM_TACLK/	2	RTCCLK	1	1	default	0
PM_RTCCLK/S29		Output driver and input Schmitt trigger disabled	X	1	= 31	0
		S29	Х	X	Х	1
		P3.3 (I/O)	I: 0; O: 1	0	Х	0
		TA0.CCI2A	0	1	default	0
P3.3/PM_TA0.2/S28	3	TA0.TA2	1	1	default	0
		Output driver and input Schmitt trigger disabled	X	1	= 31	0
		S28	X	X	X	1
		P3.4 (I/O)	I: 0; O: 1	0	X	0
		SDCLK	X	1	default	0
P3.4/PM_SDCLK/S27	4	Output driver and input Schmitt trigger disabled	X	1	= 31	0
		S27	Х	X	Х	1
		P3.5 (I/O)	I: 0; O: 1	0	X	0
		SD0DIO	Χ	1	default	0
P3.5/PM_SD0DIO/S26	5	Output driver and input Schmitt trigger disabled	X	1	= 31	0
		S26	Х	X	Х	1
		P3.6 (I/O)	I: 0; O: 1	0	Х	0
		SD1DIO	X	1	default	0
P3.6/PM_SD1DIO/S25	6	Output driver and input Schmitt trigger disabled	Х	1	= 31	0
		S25	Х	Х	Х	1
		P3.7 (I/O)	I: 0; O: 1	0	Х	0
		SD2DIO	Х	1	default	0
P3.7/PM_SD2DIO/S24	7	Output driver and input Schmitt trigger disabled	Х	1	= 31	0
		S24	Х	Х	Х	1

⁽¹⁾ X = Don't care



6.12.15 Port P4 (P4.0 to P4.7), Port P5 (P5.0 to P5.7), Port P6 (P6.0 to P6.7) Input/Output With Schmitt Trigger (MSP430F67xxIPN Only)

Figure 6-16 shows the port diagram. Table 6-77 through Table 6-79 summarize the selection of the pin functions.




Figure 6-16. Port P4 (P4.0 to P4.7), Port P5 (P5.0 to P5.7), Port P6 (P6.0 to P6.7) Diagram (MSP430F67xxIPN Only)



Table 6-77. Port P4 (P4.0 to P4.7) Pin Functions (MSP430F67xxIPN Only)

		FUNCTION	CONTRO	CONTROL BITS OR SIGNALS ⁽¹⁾			
PIN NAME (P4.x)	x		P4DIR.x	P4SEL.x	LCDS23 LCDS16		
		P4.0 (I/O)	I: 0; O: 1	0	0		
D4.0/000	0	N/A	0	1	0		
P4.0/S23	U	DVSS	1	1	0		
		S23	X	Х	1		
		P4.1 (I/O)	I: 0; O: 1	0	0		
D4.4/000		N/A	0	1	0		
P4.1/S22	1	DVSS	1	1	0		
		S22	X	Х	1		
		P4.2 (I/O)	l: 0; O: 1	0	0		
D4.0/004		N/A	0	1	0		
P4.2/S21	2	DVSS	1	1	0		
		S21	Х	Х	1		
		P4.3 (I/O)	l: 0; O: 1	0	0		
D4.0/000		N/A	0	1	0		
P4.3/S20	3	DVSS	1	1	0		
		S20	X	Х	1		
		P4.4 (I/O)	I: 0; O: 1	0	0		
P4.4/S19	4	N/A	0	1	0		
P4.4/519	4	DVSS	1	1	0		
		S19	X	Х	1		
		P4.5 (I/O)	I: 0; O: 1	0	0		
D4.5/040	_	N/A	0	1	0		
P4.5/S18	5	DVSS	1	1	0		
		S18	Х	Х	1		
		P4.6 (I/O)	l: 0; O: 1	0	0		
D4.0/047		N/A	0	1	0		
P4.6/S17	6	DVSS	1	1	0		
		S17	Х	Х	1		
		P4.7 (I/O)	I: 0; O: 1	0	0		
D4.7/040	_	N/A	0	1	0		
P4.7/S16	7	DVSS	1	1	0		
		S16	Х	Х	1		

⁽¹⁾ X = Don't care



Table 6-78. Port P5 (P5.0 to P5.7) Pin Functions (MSP430F67xxIPN Only)

		FUNCTION	CONTRO	CONTROL BITS OR SIGNALS ⁽¹⁾			
PIN NAME (P5.x)	X		P5DIR.x	P5SEL.x	LCDS15 LCDS8		
		P5.0 (I/O)	I: 0; O: 1	0	0		
DE 0/045		N/A	0	1	0		
P5.0/S15	0	DVSS	1	1	0		
		S15	Х	Х	1		
		P5.1 (I/O)	I: 0; O: 1	0	0		
DE 4/044		N/A	0	1	0		
P5.1/S14	1	DVSS	1	1	0		
		S14	X	Х	1		
		P5.2 (I/O)	I: 0; O: 1	0	0		
DE 0/040		N/A	0	1	0		
P5.2/S13	2	DVSS	1	1	0		
		S13	X	Х	1		
	3	P5.3 (I/O)	I: 0; O: 1	0	0		
D5 0/040		N/A	0	1	0		
P5.3/S12		DVSS	1	1	0		
		S12	X	Х	1		
		P5.4 (I/O)	I: 0; O: 1	0	0		
DE 4/044		N/A	0	1	0		
P5.4/S11	4	DVSS	1	1	0		
		S11	X	Х	1		
		P5.5 (I/O)	I: 0; O: 1	0	0		
DE 5/040	_	N/A	0	1	0		
P5.5/S10	5	DVSS	1	1	0		
		S10	X	Х	1		
		P5.6 (I/O)	I: 0; O: 1	0	0		
D5 0/00		N/A	0	1	0		
P5.6/S9	6	DVSS	1	1	0		
		S9	X	Х	1		
		P5.7 (I/O)	I: 0; O: 1	0	0		
DE 7/00	_	N/A	0	1	0		
P5.7/S8	7	DVSS	1	1	0		
		S8	X	Х	1		

⁽¹⁾ X = Don't care



Table 6-79. Port P6 (P6.0 to P6.7) Pin Functions (MSP430F67xxIPN Only)

		FUNCTION	CONTRO	CONTROL BITS OR SIGNALS ⁽¹⁾		
PIN NAME (P6.x)	x		P6DIR.x	P6SEL.x	LCDS7 LCDS0	
		P6.0 (I/O)	I: 0; O: 1	0	0	
D0 0/07		N/A	0	1	0	
P6.0/S7	0	DVSS	1	1	0	
		S7	Х	Х	1	
		P6.1 (I/O)	l: 0; O: 1	0	0	
D0 4/00		N/A	0	1	0	
P6.1/S6	1	DVSS	1	1	0	
		S6	X	Х	1	
		P6.2 (I/O)	I: 0; O: 1	0	0	
D0 0/05		N/A	0	1	0	
P6.2/S5	2	DVSS	1	1	0	
		S5	Х	Х	1	
		P6.3 (I/O)	l: 0; O: 1	0	0	
D0 0/04		N/A	0	1	0	
P6.3/S4	3	DVSS	1	1	0	
		S4	X	Х	1	
		P6.4 (I/O)	I: 0; O: 1	0	0	
D0 4/00		N/A	0	1	0	
P6.4/S3	4	DVSS	1	1	0	
		S3	X	Х	1	
		P6.5 (I/O)	l: 0; O: 1	0	0	
D0 5/00	_	N/A	0	1	0	
P6.5/S2	5	DVSS	1	1	0	
		S2	Х	Х	1	
		P6.6 (I/O)	l: 0; O: 1	0	0	
D0 0/04		N/A	0	1	0	
P6.6/S1	6	DVSS	1	1	0	
		S1	Х	Х	1	
		P6.7 (I/O)	I: 0; O: 1	0	0	
D0 7/00	_	N/A	0	1	0	
P6.7/S0	7	DVSS	1	1	0	
		S0	Х	Х	1	

⁽¹⁾ X = Don't care



6.12.16 Port PJ (PJ.0) JTAG Pin TDO, Input/Output With Schmitt Trigger or Output

Figure 6-17 shows the port diagram. Table 6-80 summarizes the selection of the pin functions.




Figure 6-17. Port PJ (PJ.0) Diagram

6.12.17 Port PJ (PJ.1 to PJ.3) JTAG Pins TMS, TCK, TDI/TCLK, Input/Output With Schmitt Trigger or Output

Figure 6-18 shows the port diagram. Table 6-80 summarizes the selection of the pin functions.




Figure 6-18. Port PJ (PJ.1 to PJ.3) Diagram

Table 6-80. Port PJ (PJ.0 to PJ.3) Pin Functions

			CONTRO	L BITS OR SI	GNALS ⁽¹⁾
PIN NAME (PJ.x)	x	FUNCTION	PJDIR.x	PJSEL.x	JTAG Mode Signal
		PJ.0 (I/O) ⁽²⁾	I: 0; O: 1	0	0
PJ.0/SMCLK/TDO	0	SMCLK	1	1	0
		TDO ⁽³⁾	Х	Х	1
		PJ.1 (I/O) ⁽²⁾	I: 0; O: 1	0	0
PJ.1/MCLK/TDI/TCLK	1	MCLK	1	1	0
		TDI/TCLK (3)(4)	Х	Х	1
		PJ.2 (I/O) ⁽²⁾	I: 0; O: 1	0	0
PJ.2/ADC10CLK/TMS	2	ADC10CLK	1	1	0
		TMS (3)(4)	Х	Х	1
		PJ.3 (I/O) ⁽²⁾	I: 0; O: 1	0	0
PJ.3/ACLK/TCK	3	ACLK	1	1	0
		TCK (3)(4)	Х	Х	1

⁽¹⁾ X = Don't care

⁽²⁾ Default condition

³⁾ The pin direction is controlled by the JTAG module.

⁽⁴⁾ In JTAG mode, pullups are activated automatically on TMS, TCK, and TDI/TCLK. PJREN.x are don't care.



6.13 Device Descriptors (TLV)

Table 6-81 and Table 6-82 list the contents of the device descriptor tag-length-value (TLV) structure for each device type.

Table 6-81. MSP430F673x Device Descriptors

			CIZE	VALUE								
I	DESCRIPTION	ADDRESS	SIZE (bytes)	F6736PZ F6736PN	F6735PZ F6735PN	F6734PZ F6734PN	F6733PZ F6733PN	F6731PZ F6731PN	F6730PZ F6730PN			
	Info length	01A00h	1	06h	06h	06h	06h	06h	06h			
	CRC length	01A01h	1	06h	06h	06h	06h	06h	06h			
	CRC value	01A02h	2	Per unit								
Info Block	Device ID	01A04h	1	6Ch	6Bh	6Ah	65h	63h	62h			
	Device ID	01A05h	1	81h	81h	81h	80h	80h	80h			
	Hardware revision	01A06h	1	Per unit								
	Firmware revision	01A07h	1	Per unit								
	Die record tag	01A08h	1	08h	08h	08h	08h	08h	08h			
	Die record length	01A09h	1	0Ah	0Ah	0Ah	0Ah	0Ah	0Ah			
D: D	Lot/wafer ID	01A0Ah	4	Per unit								
Die Record	Die X position	01A0Eh	2	Per unit								
	Die Y position	01A10h	2	Per unit								
	Test results	01A12h	2	Per unit								
	ADC10 calibration tag	01A14h	1	13h	13h	13h	13h	13h	13h			
	ADC10 calibration length	01A15h	1	10h	10h	10h	10h	10h	10h			
	ADC gain factor	01A16h	2	Per unit								
	ADC offset	01A18h	2	Per unit								
	ADC 1.5-V reference Temperature sensor 30°C	01A1Ah	2	Per unit								
ADC10 Calibration	ADC 1.5-V reference Temperature sensor 85°C	01A1Ch	2	Per unit								
Calibration	ADC 2.0-V reference Temperature sensor 30°C	01A1Eh	2	Per unit								
	ADC 2.0-V reference Temperature sensor 85°C	01A20h	2	Per unit								
	ADC 2.5-V reference Temperature sensor 30°C	01A22h	2	Per unit								
	ADC 2.5-V reference Temperature sensor 85°C	01A24h	2	Per unit								



Table 6-82. MSP430F672x Device Descriptors

			SIZE			VAI	_UE		
I	DESCRIPTION	ADDRESS	(bytes)	F6726PZ F6726PN	F6725PZ F6725PN	F6724PZ F6724PN	F6723PZ F6723PN	F6721PZ F6721PN	F6720PZ F6720PN
	Info length	01A00h	1	06h	06h	06h	06h	06h	06h
	CRC length	01A01h	1	06h	06h	06h	06h	06h	06h
	CRC value	01A02h	2	Per unit					
Info Block	Device ID	01A04h	1	6Fh	6Eh	6Dh	61h	59h	58h
	Device ID	01A05h	1	81h	81h	81h	80h	80h	80h
	Hardware revision	01A06h	1	Per unit					
	Firmware revision	01A07h	1	Per unit					
	Die record tag	01A08h	1	08h	08h	08h	08h	08h	08h
	Die record length	01A09h	1	0Ah	0Ah	0Ah	0Ah	0Ah	0Ah
Die Record	Lot/wafer ID	01A0Ah	4	Per unit					
Die Record	Die X position	01A0Eh	2	Per unit					
	Die Y position	01A10h	2	Per unit					
	Test results	01A12h	2	Per unit					
	ADC10 calibration tag	01A14h	1	13h	13h	13h	13h	13h	13h
	ADC10 calibration length	01A15h	1	10h	10h	10h	10h	10h	10h
	ADC gain factor	01A16h	2	Per unit					
	ADC offset	01A18h	2	Per unit					
	ADC 1.5-V reference Temperature sensor 30°C	01A1Ah	2	Per unit					
ADC10	ADC 1.5-V reference Temperature sensor 85°C	01A1Ch	2	Per unit					
Calibration	ADC 2.0-V reference Temperature sensor 30°C	01A1Eh	2	Per unit					
	ADC 2.0-V reference Temperature sensor 85°C	01A20h	2	Per unit					
	ADC 2.5-V reference Temperature sensor 30°C	01A22h	2	Per unit					
	ADC 2.5-V reference Temperature sensor 85°C	01A24h	2	Per unit					



Device and Documentation Support

7.1 **Getting Started and Next Steps**

For more information on the MSP430™ family of devices and the tools and libraries that are available to help with your development, visit the Getting Started page.

7.2 **Device Nomenclature**

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP MCU devices. Each MSP MCU commercial family member has one of two prefixes: MSP or XMS. These prefixes represent evolutionary stages of product development from engineering prototypes (XMS) through fully qualified production devices (MSP).

XMS - Experimental device that is not necessarily representative of the final device's electrical specifications

MSP - Fully qualified production device

XMS devices are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

MSP devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (XMS) have a greater failure rate than the standard production devices. TI recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the temperature range, package type, and distribution format. Figure 7-1 provides a legend for reading the complete device name.






Figure 7-1. Device Nomenclature



7.3 Tools and Software

All MSP microcontrollers are supported by a wide variety of software and hardware development tools. Tools are available from TI and various third parties. See them all at MSP430 Ultra-Low-Power MCUs – Tools & software.

Table 7-1 lists the debug features of the MSP430F673x and MSP430F672x MCUs. See the *Code Composer Studio for MSP430 User's Guide* for details on the available features.

Table 7-1. Hardware Debug Features

MSP430 ARCHITECTURE	4-WIRE JTAG	2-WIRE JTAG	BREAK- POINTS (N)	RANGE BREAK- POINTS	CLOCK CONTROL	STATE SEQUENCER	TRACE BUFFER	LPMX.5 DEBUGGING SUPPORT
MSP430Xv2	Yes	Yes	3	Yes	Yes	No	No	No

Design Kits and Evaluation Modules

- MSP-TS430PZ100B 100-pin Target Development Board for MSP430F6x MCUs

 TS430PZ100B is a stand-alone 100-pin ZIF socket target board used to program and debug the MSP430 MCU in-system through the JTAG interface or the Spy Bi-Wire (2-wire JTAG) protocol.
- 100-pin Target Development Board and MSP-FET Programmer Bundle for MSP430F6x MCUs MSP-FET is a powerful flash emulation tool to quickly begin application development on the MSP430 MCU. It includes USB debugging interface used to program and debug the MSP430 in-system through the JTAG interface or the pin saving Spy Bi-Wire (2-wire JTAG) protocol.
- **EVM430-F6736 MSP430F6736 EVM for Metering** This EVM430-F6736 is a single-phase electricity meter evaluation module based on the MSP430F6736 device. The E-meter can be connected to the main power lines and has inputs for voltage and current, as well as a third connection to setup anti-tampering.

Software

- MSP430Ware ™ Software MSP430Ware software is a collection of code examples, data sheets, and other design resources for all MSP430 devices delivered in a convenient package. In addition to providing a complete collection of existing MSP430 design resources, MSP430Ware software also includes a high-level API called MSP Driver Library. This library makes it easy to program MSP430 hardware. MSP430Ware software is available as a component of CCS or as a stand-alone package.
- Energy Measurement Design Center for MSP430 MCUs The Energy Measurement Design Center is a rapid development tool that enables energy measurement using TI MSP430i20xx and MSP430F67xx flash-based microcontrollers (MCUs). It includes a graphical user interface (GUI), documentation, software library, and examples that can simplify development and accelerate designs in a wide range of power monitoring and energy measurement applications, including smart grid and building automation. Using the Design Center, you can configure, calibrate, and view results without writing a single line of code.
- MSP Driver Library The abstracted API of MSP Driver Library provides easy-to-use function calls that free you from directly manipulating the bits and bytes of the MSP430 hardware. Thorough documentation is delivered through a helpful API Guide, which includes details on each function call and the recognized parameters. Developers can use Driver Library functions to write complete projects with minimal overhead.
- IEC60730 Software Package The IEC60730 MSP430 software package was developed to help customers comply with IEC 60730-1:2010 (Automatic Electrical Controls for Household and Similar Use Part 1: General Requirements) for up to Class B products, which includes home appliances, arc detectors, power converters, power tools, e-bikes, and many others. The IEC60730 MSP430 software package can be embedded in customer applications running on MSP430s to help simplify the customer's certification efforts of functional safety-compliant consumer devices to IEC 60730-1:2010 Class B.
- MSP430F673x, MSP430F672x Code Examples C code examples are available for every MSP device that configures each of the integrated peripherals for various application needs.



- Capacitive Touch Software Library Free C libraries for enabling capacitive touch capabilities on MSP430 MCUs. The MSP430 MCU version of the library features several capacitive touch implementations including the RO and RC method.
- MSP EnergyTrace™ Technology EnergyTrace technology for MSP430 microcontrollers is an energy-based code analysis tool that measures and displays the energy profile of the application and helps to optimize it for ultra-low-power consumption.
- ULP (Ultra-Low Power) Advisor ULP Advisor™ software is a tool for guiding developers to write more efficient code to fully use the unique ultra-low-power features of MSP and MSP432 microcontrollers. Aimed at both experienced and new microcontroller developers, ULP Advisor checks your code against a thorough ULP checklist to help minimize the energy consumption of your application. At build time, ULP Advisor provides notifications and remarks to highlight areas of your code that can be further optimized for lower power.
- Fixed Point Math Library for MSP The MSP IQmath and Qmath Libraries are a collection of highly optimized and high-precision mathematical functions for C programmers to seamlessly port a floating-point algorithm into fixed-point code on MSP430 and MSP432 devices. These routines are typically used in computationally intensive real-time applications where optimal execution speed, high accuracy, and ultra-low energy are critical. By using the IQmath and Qmath libraries, it is possible to achieve execution speeds considerably faster and energy consumption considerably lower than equivalent code written using floating-point math.
- Floating Point Math Library for MSP430 Continuing to innovate in the low-power and low-cost microcontroller space, TI provides MSPMATHLIB. Leveraging the intelligent peripherals of our devices, this floating-point math library of scalar functions that are up to 26 times faster than the standard MSP430 math functions. Mathlib is easy to integrate into your designs. This library is free and is integrated in both Code Composer Studio IDE and IAR Embedded Workbench IDE.

Development Tools

- Code Composer Studio™ Integrated Development Environment for MSP Microcontrollers

 Composer Studio (CCS) integrated development environment (IDE) supports all MSP microcontroller devices. CCS comprises a suite of embedded software utilities used to develop and debug embedded applications. It includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features.
- Command-Line Programmer MSP Flasher is an open-source shell-based interface for programming MSP microcontrollers through a FET programmer or eZ430 using JTAG or Spy-Bi-Wire (SBW) communication. MSP Flasher can download binary files (.txt or .hex) directly to the MSP microcontroller without an IDE.
- MSP MCU Programmer and Debugger The MSP-FET is a powerful emulation development tool often called a debug probe which lets users quickly begin application development on MSP low-power MCUs. Creating MCU software usually requires downloading the resulting binary program to the MSP device for validation and debugging.
- MSP-GANG Production Programmer The MSP Gang Programmer is an MSP430 or MSP432 device programmer that can program up to eight identical MSP430 or MSP432 flash or FRAM devices at the same time. The MSP Gang Programmer connects to a host PC using a standard RS-232 or USB connection and provides flexible programming options that let the user fully customize the process.



7.4 Documentation Support

The following documents describe the MSP430F673x and MSP430F672x MCUs. Copies of these documents are available on the Internet at www.ti.com.

Receiving Notification of Document Updates

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on ti.com (for links to the product folders, see Section 7.5). In the upper right corner, click the "Alert me" button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

Errata

MSP430F6736 Device Erratasheet	Describes the known exceptions to the functional specifications.
MSP430F6735 Device Erratasheet	Describes the known exceptions to the functional specifications.
MSP430F6734 Device Erratasheet	Describes the known exceptions to the functional specifications.
MSP430F6733 Device Erratasheet	Describes the known exceptions to the functional specifications.
MSP430F6731 Device Erratasheet	Describes the known exceptions to the functional specifications.
MSP430F6730 Device Erratasheet	Describes the known exceptions to the functional specifications.
MSP430F6726 Device Erratasheet	Describes the known exceptions to the functional specifications.
MSP430F6725 Device Erratasheet	Describes the known exceptions to the functional specifications.
MSP430F6724 Device Erratasheet	Describes the known exceptions to the functional specifications.
MSP430F6723 Device Erratasheet	Describes the known exceptions to the functional specifications.
MSP430F6721 Device Erratasheet	Describes the known exceptions to the functional specifications.
MSP430F6720 Device Erratasheet	Describes the known exceptions to the functional specifications.

User's Guides

- MSP430x5xx and MSP430x6xx Family User's Guide Detailed information on the modules and peripherals available in this device family.
- MSP430 Flash Device Bootloader (BSL) User's Guide The MSP430 bootloader (BSL) (formerly known as the bootstrap loader) lets users communicate with embedded memory in the MSP430 microcontroller during the prototyping phase, final production, and in service. Both the programmable memory (flash memory) and the data memory (RAM) can be modified as required. Do not confuse the bootloader with the bootstrap loader programs found in some digital signal processors (DSPs) that automatically load program code (and data) from external memory to the internal memory of the DSP.
- MSP430 Programming With the JTAG Interface This document describes the functions that are required to erase, program, and verify the memory module of the MSP430 flash-based and FRAM-based microcontroller families using the JTAG communication port. In addition, it describes how to program the JTAG access security fuse that is available on all MSP430 devices. This document describes device access using both the standard 4-wire JTAG interface and the 2-wire JTAG interface, which is also referred to as Spy-Bi-Wire (SBW).
- MSP430 Hardware Tools User's Guide This manual describes the hardware of the TI MSP-FET430 Flash Emulation Tool (FET). The FET is the program development tool for the MSP430 ultra-low-power microcontroller. Both available interface types, the parallel port interface and the USB interface, are described.

Application Reports

MSP430 32-kHz Crystal Oscillators Selection of the correct crystal, correct load circuit, and proper board layout are important for a stable crystal oscillator. This application report summarizes crystal oscillator function and explains the parameters to select the correct crystal for MSP430 ultra-low-power operation. In addition, hints and examples for correct board layout are given. The document also contains detailed information on the possible oscillator tests to ensure stable oscillator operation in mass production.



MSP430 System-Level ESD Considerations System-Level ESD has become increasingly demanding with silicon technology scaling towards lower voltages and the need for designing cost-effective and ultra-low-power components. This application report addresses three different ESD topics to help board designers and OEMs understand and design robust system-level designs.

Designing With MSP430 and Segment LCDs Segment liquid crystal displays (LCDs) are needed to provide information to users in a wide variety of applications from smart meters to electronic shelf labels (ESLs) to medical equipment. Several MSP430 microcontroller families include built-in low-power LCD driver circuitry that allows the MSP430 MCU to directly control the segmented LCD glass. This application note helps explain how segmented LCDs work, the different features of the various LCD modules across the MSP430 MCU family, LCD hardware layout tips, guidance on writing efficient and easy-to-use LCD driver software, and an overview of the portfolio of MSP430 devices that include different LCD features to aid in device selection.

7.5 Related Links

Table 7-2 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

TECHNICAL TOOLS & SUPPORT & PARTS PRODUCT FOLDER ORDER NOW SOFTWARE **DOCUMENTS** COMMUNITY Click here MSP430F6736 Click here Click here Click here Click here MSP430F6735 Click here Click here Click here Click here Click here MSP430F6734 Click here Click here Click here Click here Click here MSP430F6733 Click here Click here Click here Click here Click here MSP430F6731 Click here Click here Click here Click here Click here MSP430F6730 Click here Click here Click here Click here Click here MSP430F6726 Click here Click here Click here Click here Click here MSP430F6725 Click here Click here Click here Click here Click here MSP430F6724 Click here Click here Click here Click here Click here MSP430F6723 Click here Click here Click here Click here Click here MSP430F6721 Click here Click here Click here Click here Click here MSP430F6720 Click here Click here Click here Click here Click here

Table 7-2. Related Links

7.6 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Community

TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

TI Embedded Processors Wiki

Texas Instruments Embedded Processors Wiki. Established to help developers get started with embedded processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

7.7 Trademarks

MSP430, MSP430Ware, EnergyTrace, ULP Advisor, Code Composer Studio, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.





7.8 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.9 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from disclosing party under nondisclosure obligations (if any), or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

7.10 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



www.ti.com

8 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





24-Jun-2019

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
MSP430F6720IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6720	Samples
MSP430F6720IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6720	Samples
MSP430F6720IPZ	ACTIVE	LQFP	PZ	100	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6720	Samples
MSP430F6720IPZR	ACTIVE	LQFP	PZ	100	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6720	Samples
MSP430F6721IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6721	Samples
MSP430F6721IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6721	Samples
MSP430F6721IPZ	ACTIVE	LQFP	PZ	100	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6721	Samples
MSP430F6721IPZR	ACTIVE	LQFP	PZ	100	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6721	Samples
MSP430F6723IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6723	Samples
MSP430F6723IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6723	Samples
MSP430F6723IPNR-S	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6723	Samples
MSP430F6723IPZ	ACTIVE	LQFP	PZ	100	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6723	Samples
MSP430F6723IPZR	ACTIVE	LQFP	PZ	100	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6723	Samples
MSP430F6724IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6724	Samples
MSP430F6724IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6724	Samples
MSP430F6724IPZ	ACTIVE	LQFP	PZ	100	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6724	Samples
MSP430F6724IPZR	ACTIVE	LQFP	PZ	100		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6724	Samples





www.ti.com

24-Jun-2019

Orderable Device	Status	Package Type	Package	Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
MSP430F6725IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6725	Samples
MSP430F6725IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6725	Samples
MSP430F6725IPZ	ACTIVE	LQFP	PZ	100	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6725	Samples
MSP430F6725IPZR	ACTIVE	LQFP	PZ	100	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6725	Samples
MSP430F6726IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6726	Samples
MSP430F6726IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6726	Samples
MSP430F6726IPZ	ACTIVE	LQFP	PZ	100	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6726	Samples
MSP430F6726IPZR	ACTIVE	LQFP	PZ	100	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6726	Samples
MSP430F6730IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6730	Samples
MSP430F6730IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6730	Samples
MSP430F6730IPZ	ACTIVE	LQFP	PZ	100	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6730	Samples
MSP430F6731IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6731	Samples
MSP430F6731IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6731	Samples
MSP430F6731IPZ	LIFEBUY	LQFP	PZ	100	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6731	
MSP430F6731IPZR	NRND	LQFP	PZ	100	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6731	
MSP430F6733IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6733	Samples
MSP430F6733IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6733	Samples
MSP430F6733IPZ	ACTIVE	LQFP	PZ	100	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		F6733	Samples





24-Jun-2019

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
MSP430F6733IPZR	ACTIVE	LQFP	PZ	100	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		F6733	Sample
MSP430F6734IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6734	Sample
MSP430F6734IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6734	Sample
MSP430F6734IPZ	ACTIVE	LQFP	PZ	100	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6734	Sample
MSP430F6734IPZR	ACTIVE	LQFP	PZ	100	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6734	Sample
MSP430F6735IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6735	Sample
MSP430F6735IPZ	ACTIVE	LQFP	PZ	100	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6735	Sample
MSP430F6736IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6736	Sample
MSP430F6736IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6736	Sample
MSP430F6736IPZ	ACTIVE	LQFP	PZ	100	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6736	Sample
MSP430F6736IPZR	ACTIVE	LQFP	PZ	100	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6736	Sample
SN0806723IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F6723	Sample

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

24-Jun-2019

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Feb-2019

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430F6720IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F6720IPZR	LQFP	PZ	100	1000	330.0	24.4	17.0	17.0	2.1	20.0	24.0	Q2
MSP430F6721IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F6721IPZR	LQFP	PZ	100	1000	330.0	24.4	17.0	17.0	2.1	20.0	24.0	Q2
MSP430F6723IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F6723IPZR	LQFP	PZ	100	1000	330.0	24.4	17.0	17.0	2.1	20.0	24.0	Q2
MSP430F6724IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F6724IPZR	LQFP	PZ	100	0	330.0	24.4	17.0	17.0	2.1	20.0	24.0	Q2
MSP430F6725IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F6725IPZR	LQFP	PZ	100	1000	330.0	24.4	17.0	17.0	2.1	20.0	24.0	Q2
MSP430F6726IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F6726IPZR	LQFP	PZ	100	1000	330.0	24.4	17.0	17.0	2.1	20.0	24.0	Q2
MSP430F6730IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F6731IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F6731IPZR	LQFP	PZ	100	1000	330.0	24.4	17.0	17.0	2.1	20.0	24.0	Q2
MSP430F6733IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F6733IPZR	LQFP	PZ	100	1000	330.0	24.4	17.0	17.0	2.1	20.0	24.0	Q2
MSP430F6734IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Feb-2019

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430F6734IPZR	LQFP	PZ	100	1000	330.0	24.4	17.0	17.0	2.1	20.0	24.0	Q2
MSP430F6736IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F6736IPZR	LQFP	PZ	100	1000	330.0	24.4	17.0	17.0	2.1	20.0	24.0	Q2



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430F6720IPNR	LQFP	PN	80	1000	350.0	350.0	43.0
MSP430F6720IPZR	LQFP	PZ	100	1000	350.0	350.0	43.0
MSP430F6721IPNR	LQFP	PN	80	1000	350.0	350.0	43.0
MSP430F6721IPZR	LQFP	PZ	100	1000	350.0	350.0	43.0
MSP430F6723IPNR	LQFP	PN	80	1000	350.0	350.0	43.0
MSP430F6723IPZR	LQFP	PZ	100	1000	350.0	350.0	43.0
MSP430F6724IPNR	LQFP	PN	80	1000	350.0	350.0	43.0
MSP430F6724IPZR	LQFP	PZ	100	0	350.0	350.0	43.0
MSP430F6725IPNR	LQFP	PN	80	1000	350.0	350.0	43.0
MSP430F6725IPZR	LQFP	PZ	100	1000	350.0	350.0	43.0
MSP430F6726IPNR	LQFP	PN	80	1000	350.0	350.0	43.0
MSP430F6726IPZR	LQFP	PZ	100	1000	350.0	350.0	43.0
MSP430F6730IPNR	LQFP	PN	80	1000	350.0	350.0	43.0
MSP430F6731IPNR	LQFP	PN	80	1000	350.0	350.0	43.0



PACKAGE MATERIALS INFORMATION

www.ti.com 26-Feb-2019

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430F6731IPZR	LQFP	PZ	100	1000	350.0	350.0	43.0
MSP430F6733IPNR	LQFP	PN	80	1000	367.0	367.0	45.0
MSP430F6733IPZR	LQFP	PZ	100	1000	350.0	350.0	43.0
MSP430F6734IPNR	LQFP	PN	80	1000	350.0	350.0	43.0
MSP430F6734IPZR	LQFP	PZ	100	1000	350.0	350.0	43.0
MSP430F6736IPNR	LQFP	PN	80	1000	350.0	350.0	43.0
MSP430F6736IPZR	LQFP	PZ	100	1000	350.0	350.0	43.0

PZ (S-PQFP-G100)

PLASTIC QUAD FLATPACK

1



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

PN (S-PQFP-G80)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated