
Microcontroller Architecture - core is ARM Gortex MO+ (32 bits Gore) - Peripherals for embedded interfacing Thumbe instruction set and control - Slides - ARM architecture Analog IO V6-M reference Manual Digita Io Timing Clock generators Communications Core Architecture Load/store The only memory operations are load and store Data processing only through registers 13 General purpose registers RO - R12 (mainly RO - R7 are used) - Plus SP (R13), LR (R14), PC (R15) Plus status and control registers - +wo stack Pointors / MSP main Thread Mode MSP or PSP example Instruction format Add/Sub register Exception Procession Completed 3 opcode RM SL desspecial data professing Run ADD, Comp, Mov Rm

Memory Map - 5lide 11 4 abytes of Memory Space Memory Mapped IO



Little Endian

Thumb Instruction set 32 bit instructions
Thumb is mostly a 16 bit version of that
very few 32 bit instructions

examples:

ADD (Rd), (Rn), (Rm)

(Rd) = (Rn) + (Rm)

ADDS (Rd), (Rn), (Rm)

aftects the flags

flags: N, B, C, V

may use all registers for Rz ADD (Rd), (Rm) (Rd) = (Rd)+(Rm) Instruction Set Summary Slide 19 a nice overview many Load and Store be found in memory addressing "The Jetinitive guide to the by: Joseph Tiu offset chapters 5 and 6 indexed LDR (Rt), (Rn), (Rm) < RE> = Man [< Rn) + < Rm>] STR (RE), (Rn), # immed Mam[(Rn)+ immed] = (Rt) Sign extending 8055; ble mov veg to reg "Thum 2 Assembly MOU immed to my Load Literal value into register PSF file LDR (rd), = value Decimal: 3909 Hexadecimal: oxaTee character: 'A' String: "44??"

```
Notes from Thumbe Assembly"
                                        MOVING DATA
                                     high_s MOV RZ, Rm
MEM indexed addressing
                                            MOV RI #immel8
                               STR Rt, [Rn, Rm]
ACCESS LOR Rt, [Rn, Rm]
                               STRH
         LDRH
                               STRB
         LDRB
       Offset addressing
          LDR Rt, (Rn, # immed 5] STR Rt, (Rn, #immed 5]
  STACK ACCESS
      PUSH {RA, Rb, ...} POP {
PUSH {RI-R4, LR} POP
                                 Ra = mem [SP]
                                  Rb = mem [SP+4]
   ARITHMETIC
            ADD Rd, Rn, RM
           ADD Rd, Rn, # immed3
            ADD RJ, # IMMED &
    high - ADD Rd, RM
             SUB, NEG, MUL, CMP
    LOGICAL
             AND Rd, RM
             ORR, EOR, BIC, MUN
      Rd = AND (Rd, NOT (Rm))
      RJ = NOT (RM)
     SHIFT
                                Rd = Rd << Rm
              LSL Rd, Rm
              LSL Ra, Rm, #immed 5 Ru= Rm Kimmed 5
      LSQ
```

ASR RZ, RM ASR Rd, Rm, #immed5 SIGN EXTEND RJ = Singn Extend (RM[7:0]) SXTB RJ, RM SXTH RJ, RM Program Flow Control + 2046 bytes relative B < (abel) BX RM B (cond) < label) + 254 relative BEQ TEST TEST = + 16MB relativ (32 bits instr) BL (label) BLX RM BL func1 func1: = PSEUDO INSTRUCTION LDR Rd, = immed 32

LDR Rd, label

label and literal

LDR R3, = MY_NUMBER ; Get the memory location of MYNUM LDR R4, [R3] ; Get the value 0x12345678

LOR RO, = HELLO_TEXT; Get the starting address of HELLO_TEXT BL PrintText

ALIGN 4
MY_NUMBER DCD 0X12345678
HELLO_TEXT DCB "Helo\n", 0; Null-terminated string

example: Chech if switch is pressed make pin 5 of port A input 0000 0000 0000 0000 0000 0000 0000 n = 0x00000020 0X400FF000 PTA_Base Section 41,2 OXO offset PDOR Memory Map and rejector OX4 PSOR 11 definition OX8 PCOR 11 "KL25 Sub-Family OXC PTOR 11 Reference Manual" 0 X 10 PDIR 11 0 X 14 PDDR 11 KL25P80M48SFORM absolute addressin) RI,=0x400FF000 R2, #0X1 R2, R2, #0×5 R3, OX14[R1] LDR BIC A3, R2 R3, 0X14[R] make bit 5 input STR CHECK: R4, OX IDERI] LDR R4, R2 AND BEQ PRESSED BNE NOTPRESSED BR clock CHECK Section 12.2 (1 SIM_SCGC5 at R1,=0 X40008038 LDB RZ, to [RI] address 4000 8038 LDR R3,#1 LDR R3, R3, #9 LSL ORR RZ, RZ, R3 RZ, #OCRI]