Pulse Detector for specific frequencies in Verilog

Aristotle University of Thessaloniki (AUTH)



Course: Digital Systems

Mastoreka Maria



Project goal

- ➤ Detect the frequency of an incoming digital signal
- ➤ Valid frequency values: 10 MHz, or 20 MHz, 50 MHz.

Challenges

- Digital circuits cannot directly detect frequency they react to pulses
- The input signal is asynchronous to the system clock. → Without synchronization, metastability may occur

We must:

- 1. Detect the time between rising edges (period)
- 2. Classify the signal based on this period




System Architecture & Approach

- ✓ Synchronize the input and avoid metastability
- ✓ Detect rising edges $(0 \rightarrow 1 \text{ transitions})$
- ✓ Measure the time between edges (signal period)
- ✓ Classify the period into a frequency range (50 MHz, 10 MHz, 20 MHz)
- ✓ Activate the corresponding output signal

Modules

- 1. Dual Flip Flop Synchronizer
- 2. Period counter
- 3. Frequency Classifier





Dff Synchronizer


Flip-flops require proper timing: setup time (tsu) and hold time (th). If these constraints are violated, metastability may occur.


Metastability

- Occurs when the input of a flip-flop changes very close to a clock edge
- The output may become unstable or undefined
- A common issue with asynchronous signals from external sources

Solution: Dual Flip-Flop Synchronizer

- The first flip-flop captures the asynchronous input
- The second delays the signal by one clock cycle, allowing it to stabilize. This reduces the probability of metastability errors
- The more flip-flops added, the lower the error probability, but also the longer the delay
- In this design: transition from slower (clk1) to faster clock (clk2)





```
:// Module Name: dff synchronizer
module dff synchronizer(
    input wire clk2,
    input wire rst.
    input wire din,
    output wire dout
    reg din_flop;
    (* ASYNC REG = "TRUE" *) reg dmeta;
    (* ASYNC_REG = "TRUE" *) reg dmeta2;
    always @(posedge clkl or posedge rst)begin
        if (rst) din flop <= 1'b0;
                   din flop <= din; end
    always @(posedge clk2 or posedge rst) begin
        if (rst) begin
            dmeta <= 1'b0;
            dmeta2 <= 1'b0:
        end else begin
            dmeta <= din_flop;
            dmeta2 <= dmeta;
        assign dout=dmeta2;
endmodule
```




Period Counter

This module measures the period of the input pulse signal.

Key Features

- 1. Rising Edge Detection using delay registers (delay_reg, si_d1) and comparison logic
- 2. Implemented as a 3-state FSM, since delay_reg represents si delayed by 2 clock cycles
 - ✓ Rising edge is detected by identifying the 110 sequence in the delayed signal
- 3. The internal counter increments on every clock cycle, measuring the time between two rising edges
- 4. The measured period is stored in prd2
- 5. Done_tick is activated when a new measurement is available



```
assign edgel = ~delay reg & si;
always @(posedge clk or posedge reset) begin
   if (reset) begin
        state_reg <= A;
        period_reg <= 16'd0;
        period prev <= 16'd0;
                    <= 16'd0:
        si dl
                   <= 1'b0:
        delay reg <= 1'b0;
        state reg <= state next;
        period prev <= period reg;
                   <= period prev;
        si dl
        delay reg <= si dl;
        if (state reg == A || state reg == C)
            period reg <= period reg + 1;
        else if (state reg == B)
            period reg <= 16'd0;
   end
end
always @(*) begin
   done tick = 1'b0;
   case (state reg)
        A: if (edgel) begin
               state_next = B;
               done tick = 1'b1;
          end else state next = A;
        B: if (edgel)
               state next = C;
          else
               state next = A;
       C: state next = A;
        default: state next = A;
   endcase
```

Frequency Classifier

This module classifies the signal frequency based on the period measured by the period counter.

Key Features:

- The period value (prd) is used to estimate the input frequency
- Once done_tick is activated, it checks if the measured period corresponds to one of the predefined frequency ranges
- The signal is classified into 10 MHz, or 20 MHz, 50 MHz.
- The corresponding output flag is asserted (is_20M, is_10M, is_50M)

Example Calculation:

$$Prd = \frac{T_{signal}}{T \ clock}$$
 For 50 MHz \rightarrow prd= $\frac{50ns}{5ns} = 10$


```
always @(posedge clk or posedge reset) begin
    if (reset) begin
        is 10M <= 0;
        is 20M <= 0;
        is 5M <= 0;
    end else begin
        // Default:
       is 5M <= 0;
       is 10M <= 0;
       is 20M <= 0;
        if (done tick) begin
            if (prd2 == 16'd16)
                is 10M <= 1'b1;
            else if (prd2 == 16'd6)
                is 20M <= 1'b1;
            else if (prd2 == 16'd36)
                is 5M <= 1'b1;
```



Simulation (1/3)

10 MHz Input Signal

- The classifier correctly identifies the signal as 10 MHz and activates the is_10M output flag
- The result confirms correct detection and classification logic





Simulation (2/3)


20 MHz Input Signal





Simulation (3/3)


50 MHz Input Signal





Synthesis and Implementation

Schematic





Results



Timing Results






Resource Utilization

Name ^1	Slice LUTs (20800)	Slice Registers (41600)	Slice (8150)	LUT as Logic (20800)	Bonded IOB (106)	BUFGCTRL (32)
∨ N top_module	26	59	13	26	8	2
classifier_inst (frequency_classifier)	0	3	2	0	0	0
period_cnt_inst (period_counter)	26	53	12	26	0	0
sync_inst (dff_synchronizer)	0	3	2	0	0	0


< 0.001 W (13%)




Power Consumption




Package and Device View











Thank you!

