

**Tektronix 4052/4054 opcode Decoding table** (gray 6800 unused, red 4052/4054 & A, blue 4052A/4054A ONLY, green 6800 16-bit ext A ONLY)

MSB \ LSB	_0	_1	_2	_3	_4	_5	_6	_7	_8	_9	_A	_B	_C	_D	_E	_F
0_	<b>TEST</b> (INH)	NOP (INH)	<b>NOP</b> (INH)	<b>SFA</b> (INH)	<b>LDAG D</b> (DIR)	<b>LDAG X</b> (DIR)	<b>TAP</b> (INH)	<b>TPA</b> (INH)	INX (INH)	DEX (INH)	CLV (INH)	SEV (INH)	CLC (INH)	SEC (INH)	CLI (INH)	SEI (INH)
1_	<b>SBA</b> (INH)	CBA (INH)	<b>TAPX</b> (INH)	<b>TPAX</b> (INH)	<b>ADX I</b> (IMM)	<b>ASPI</b> (IMM)	<b>TAB</b> (INH)	<b>TBA</b> (INH)	<b>SDA</b> (INH)	DAA (INH)	<b>LDDX</b> (INH)	<b>ABA</b> (ACC)	<b>LDAX</b> (INH)	<b>LDBX</b> (INH)	<b>STAX</b> (INH)	<b>JMPAX</b> (INH)
2_	BRA (REL)	<b>SDB</b> (INH)	BHI (REL)	BLS (REL)	BCC (REL)	BCS (REL)	BNE (REL)	BEQ (REL)	BVC (REL)	BVS (REL)	BPL (REL)	BMI (REL)	BGE (REL)	BLT (REL)	BGT (REL)	BLE (REL)
3_	TSX (INH)	INS (INH)	<b>PUL A</b> (ACC)	<b>PUL B</b> (ACC)	DES (INH)	TXS (INH)	PSH A (ACC)	PSH B (ACC)	<b>JMPIN</b> (EXT)	RTS (INH)	<b>FPSH</b> (DIR)	<b>RTI</b> (INH)	<b>FPSH X</b> (IDX)	<b>FPSH</b> (EXT)	<b>WAI</b> (INH)	<b>SWI</b> (INH)
4_	<b>NEG A</b> (ACC)	<b>FPSH</b> (IMM*)	<b>FPUL</b> (DIR)	<b>COM A</b> (ACC)	LSR A (ACC)	<b>FPUL</b> (IDX)	ROR A (ACC)	ASR A (ACC)	<b>ASL A</b> (ACC)	ROL A (ACC)	<b>DEC A</b> (ACC)	<b>FPUL</b> (EXT)	<b>INC A</b> (ACC)	TST A (ACC)	<b>FDUP</b> (INH)	<b>CLR A</b> (ACC)
5_	<b>NEG B</b> (ACC)	<b>FSWAP</b> (INH)	<b>FADD</b> (INH)	<b>COM B</b> (ACC)	LSR B (ACC)	<b>FSUB</b> (INH)	ROR B (ACC)	ASR B (ACC)	<b>ASL B</b> (ACC)	ROL B (ACC)	<b>DEC B</b> (ACC)	<b>FMUL</b> (INH)	<b>INC B</b> (ACC)	TST B (ACC)	<b>FDIV</b> (INH)	<b>CLR B</b> (ACC)
6_	<b>NEG X</b> (IDX)	<b>FNRM</b> (INH)	<b>PSHRET</b> (DIR)	<b>COM</b> (IDX)	LSR (IDX)	<b>RTRN</b> (DIR)	ROR (IDX)	ASR (IDX)	<b>ASL</b> (IDX)	ROL (IDX)	<b>DEC</b> (IDX)	<b>PSHX</b> (INH)	<b>INC</b> (IDX)	TST (IDX)	JMP (IDX)	<b>CLR</b> (IDX)
7_	<b>NEG</b> (EXT)	<b>STRK</b> (INH)	<b>VECT</b> (INH)	<b>COM</b> (EXT)	LSR (EXT)	<b>PULX</b> (INH)	ROR (EXT)	ASR (EXT)	<b>ASL</b> (EXT)	ROL (EXT)	<b>DEC</b> (EXT)	<b>STAG</b> (DIR)	<b>INC</b> (EXT)	TST (EXT)	JMP (EXT)	<b>CLR</b> (EXT)
8_	<b>SUB A</b> (IMM)	CMP A (IMM)	SBC A (IMM)	<b>STAG</b> (IDX)	AND A (IMM)	BIT A (IMM)	<b>LDA A</b> (IMM)	<b>ADDG</b> (DIR)	EOR A (IMM)	ADC A (IMM)	ORA A (IMM)	<b>ADD A</b> (IMM)	<b>CPX A</b> (IMM)	BSR (REL)	LDS (IMM)	<b>ADDG</b> (IDX)
9_	<b>SUB A</b> (DIR)	CMP A (DIR)	SBC A (DIR)	<b>SUBD</b> (DIR)	AND A (DIR)	BIT A (DIR)	<b>LDA A</b> (DIR)	STA A (DIR)	EOR A (DIR)	ADC A (DIR)	ORA A (DIR)	<b>ADD A</b> (DIR)	<b>CPX A</b> (DIR)	<b>SUBD</b> (IDX)	LDS (DIR)	STS (DIR)
A_	<b>SUB A</b> (IDX)	CMP A (IDX)	SBC A (IDX)	<b>INXSTX</b> (DIR)	AND A (IDX)	BIT A (IDX)	<b>LDA A</b> (IDX)	STA A (IDX)	EOR A (IDX)	ADC A (IDX)	ORA A (IDX)	<b>ADD A</b> (IDX)	<b>CPX A</b> (IDX)	JSR (IDX)	LDS (IDX)	STS (IDX)
B_	<b>SUB A</b> (EXT)	CMP A (EXT)	SBC A (EXT)	<b>LDAG</b> (EXT)	AND A (EXT)	BIT A (EXT)	<b>LDA A</b> (EXT)	STA A (EXT)	EOR A (EXT)	ADC A (EXT)	ORA A (EXT)	<b>ADD A</b> (EXT)	<b>CPX A</b> (EXT)	JSR (EXT)	LDS (EXT)	STS (EXT)
C_	<b>SUB B</b> (IMM)	CMP B (IMM)	SBC B (IMM)	<b>STAG</b> (EXT)	AND B (IMM)	BIT B (IMM)	<b>LDA B</b> (IMM)	<b>C7</b> (prefix)	EOR B (IMM)	ADC B (IMM)	ORA B (IMM)	<b>ADD B</b> (IMM)	<b>ADAX</b> (INH)	<b>WADGX</b> (INH)	LDX (IMM)	
D_	<b>SUB B</b> (DIR)	CMP B (DIR)	SBC B (DIR)	<b>LDAG</b> (EXT)	AND B (DIR)	BIT B (DIR)	<b>LDA B</b> (DIR)	STA B (DIR)	EOR B (DIR)	ADC B (DIR)	ORA B (DIR)	<b>ADD B</b> (DIR)	<b>SBUG</b> (INH)	<b>CBUG</b> (INH)	LDX (DIR)	STX (DIR)
E_	<b>SUB B</b> (IDX)	CMP B (IDX)	SBC B (IDX)	<b>MOVL R</b> (INH)	AND B (IDX)	BIT B (IDX)	<b>LDA B</b> (IDX)	STA B (IDX)	EOR B (IDX)	ADC B (IDX)	ORA B (IDX)	<b>ADD B</b> (IDX)	<b>MOVRL</b> (INH)	<b>WADX</b> (EXT)	LDX (IDX)	STX (IDX)
F_	<b>SUB B</b> (EXT)	CMP B (EXT)	SBC B (EXT)	<b>CPCH</b> (INH)	AND B (EXT)	BIT B (EXT)	<b>LDA B</b> (EXT)	STA B (EXT)	EOR B (EXT)	ADC B (EXT)	ORA B (EXT)	<b>ADD B</b> (EXT)	<b>FC</b> (prefix)	<b>PCH</b> (IMM)	LDX (EXT)	STX (EXT)
FC_	<b>PSHG</b> (INH)	<b>PULG</b> (INH)	<b>ADDG I</b> (EXTI)	<b>ADDG</b> (EXT)	<b>SUBG I</b> (EXTI)	<b>SUBG</b> (EXT)	<b>CMPGX</b> (INH)	<b>CMPSYM</b> (INH)	<b>LDAGX</b> (INH)	<b>STAGX</b> (INH)						
C7_	<b>TGX</b> (INH)	<b>TXG</b> (INH)	<b>CLRGH</b> (INH)	<b>IFLOAT</b> (INH)	<b>FIXRND</b> (INH)	<b>TMULT</b> (INH)	<b>BUFIN</b> (INH)	<b>BUFOUT</b> (INH)	<b>SEABNK</b> (INH)	<b>DEVIN</b> (INH)	<b>DEVOUT</b> (INH)					

**Yellow highlighted red 6800 opcodes have slightly different behavior in 4052/4054 than 6800**

## Abbreviations:

### 4052/4054 and 4052A/4054A Addressing modes (same as 6800):

#### ACC - Accumulator

In accumulator addressing, either accumulator A or accumulator B is specified. These are 1- byte instructions.

**Ex: ABA** adds the contents of accumulators and stores the result in accumulator A

#### IMM - Immediate

In immediate addressing, operand is located immediately after the opcode in the second byte of the instruction in program memory (except LDS and LDX where the operand is in the second and third bytes of the instruction). These are 2-byte or 3-byte instructions.

**Ex: LDAA #\$25** loads the number (25)<sub>H</sub> into accumulator A

#### DIR - Direct

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes of the memory, i.e, locations 0 through 255. Enhanced execution times are achieved by storing data in these locations. These are 2-byte instructions.

**Ex: LDAA \$25** loads the contents of the memory address (25)<sub>H</sub> into accumulator A

#### EXT - Extended

In extended addressing, the address contained in the second byte of the instruction is used as the higher eight bits of the address of the operand. The third byte of the instruction is used as the lower eight bits of the address for the operand. This is an absolute address in the memory. These are 3-byte instructions.

**Ex: LDAA \$1000** loads the contents of the memory address (1000)<sub>H</sub> into accumulator A

#### IDX - Indexed

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are 2-byte instructions.

**Ex: LDX #\$1000 or LDAA \$10,X**

Initially, LDX #\$1000 instruction loads 1000<sub>H</sub> to the index register (X) using immediate addressing. Then LDAA \$10,X instruction, using indexed addressing, loads the contents of memory address (10)<sub>H</sub> + X = 1010<sub>H</sub> into accumulator A.

#### INH - Implied (Inherent)

In the implied addressing mode, the instruction gives the address inherently (i.e., stack pointer, index register, etc.). Inherent instructions are used when no operands need to be fetched. These are 1-byte instructions.

**Ex: INX** increases the contents of the Index register by one. The address information is "inherent" in the instruction itself.

**INCA** increases the contents of the accumulator A by one.

**DECB** decreases the contents of the accumulator B by one.

#### REL - Relative

The relative addressing mode is used with most of the branching instructions on the 6802 microprocessor. The first byte of the instruction is the opcode. The second byte of the instruction is called the *offset*. The offset is interpreted as a *signed 7-bit number*. If the MSB (most significant bit) of the offset is 0, the number is positive, which indicates a forward branch. If the MSB of the offset is 1, the number is negative, which indicates a backward branch. This allows the user to address data in a range of -126 to +129 bytes of the present instruction. These are 2-byte instructions.

**Ex:**

PC	Hex	Label	Instruction
0009	2004		BRA 0FH

**Data Space - A 0x0000-FFFF 56KB of DRAM + 8KB of DATA ROM**

**Fetch Space - B 0x0000-FFFF 48KB of BASIC ROM at 0x4000-0xFFFF plus 16KB of bank switched BASIC or option ROM Pack at 0x0000**

**6800, 4052/4054 &A and 4052A/4054A only registers:**

- **ACCA** Accumulator A = AL (6800 compatible)
  - Extended to 16-bits **AE = AH and AL**
- **ACCG** is 16-bit extension of A where A is low order 8-bits
- **ACCB** Accumulator B=BL (6800 compatible)
  - Extended to 16-bits **BE = BH and BL**
- **ACCX** is Accumulator ACCA or ACCB
- **X** Index register **XH and XL**
- **PC** Program Counter **PCH and PCL**
- **SP** Stack Pointer **SPH and SPL**
- **CC** Status register

**CC status register:**

- |       |  |
|-------|--|
| Bit 0 | <b>C</b> Carry/Borrow status                   |
| Bit 1 | <b>V</b> Two's complement / overflow indicator |
| Bit 2 | <b>Z</b> Zero status                           |
| Bit 3 | <b>N</b> Sign/Negative status                  |
| Bit 4 | <b>I</b> Interrupt Mask status                 |
| Bit 5 | <b>H</b> Half carry                            |
| Bit 6 | <b>D</b> Data Space Indicator (1 → A)          |
| Bit 7 | <b>F</b> Fetch Space Indicator (1 → B)         |

**Symbols in the STATUSES column:**

- **(blank)** operation does not affect status
- **x** operation affects status
- **0** flag is cleared by the operation
- **1** flag is set by the operation

**data8** 8-bit immediate data

**data16** 16-bit immediate data

**addr8** 8-bit direct address

**addr16** 16-bit extended address

**disp** 8-bit signed address displacement

**(HI)** bits 15-8 from 16bit value

**(LO)** bits 7-0 from 16bit value

**[...]** content of ..

**[...] ]** implied addressing (content of [content of ..])

**Λ** Logical AND

**V** Logical OR

**∨** Logical Exclusive-OR

← Data is transferred in the direction of the arrow




Figure 1- 4052/4054 and 4052A/4054A Registers

## Opcodes added for the 4052/4054 and 4052A/4054A

ADAX	Add A to Index Register
ADXI	Add to Index Register Immediate
ASPI	Add to Stack Pointer Immediate
CBUG	Clear Debug Interrupt Vectors
CPCH	Call Code in Patch Space
CPX	Compare Index Register
FADD	Floating Point Add
FDIV	Floating Point Divide
FDUP	Duplicate Floating Point
FMUL	Floating Point Multiply
FNRM	Normalize Floating Point
FPSH	Push Floating Point
FPUL	Pull Floating Point
FSUB	Floating Point Subtract
FSWP	Swap Floating Point
JMPAX	Jump Double-Indexed
JMPIN	Jump Indirect
LDAX	Load A Register Double-Indexed
LDBX	Load B Register. Double-Indexed
LDXX	Load X Register Double-Indexed
MOVLR	Block Move Low to High
MOVRL	Block Move Low to High
NEG	Negate (2's complement)
PCH	Jump to Code in Patch Space
PSHRET	Push Return Address on Special Stack
PSHX	Push X on the Stack
PULX	Pull X from the Stack
RTRN	Return Via the Special Stack
SBUG	Set Debug Interrupt Vectors

## 6800 instructions

SDA	Set Data Space to A
SDB	Set Data Space to B
SFA	Set Fetch Space to A
STAX	Store B Register Double-Indexed
STRK	Compute Stroke (4054 & 4054A ONLY)
TAP	A --> CC Not including Space Bits
TAPX	A --> CC Including Space Bits
TEST	Microcode Restart
TPA	CC --> A Not including Space Bits
TPAX	CC --> A Including Space Bits
VECT	Compute Vector (4054 & 4054A ONLY)
WADX	Add Memory to Index

## Opcodes added to 4052A/4054A ONLY

ADDG	Add to G Accumulator
BUFIN	Read a buffer from the GPIB
BUFOUT	Write a buffer to the GPIB
CLRGH	Clear High Byte of G
CMPGX	Compare G and X
CMPSYM	Compare Name in a Symbol Table Record
DEVIN	Read a buffer from an I/O Device
DEVOUT	Write a buffer to an I/O Device
FIXRND	Round a Float to an Integer
IFLOAT	Convert an Integer to a Float
INXSTX	Increment Index Register and Store It
LDAG	Load G Accumulator

LDAGX	Load G Accumulator Double-Indexed
PSHG	Push G on the Stack
PULG	Pull G from the Stack
SEABNK	Search for a CALL name in a ROM bank
STAG	Store G Accumulator
STAGX	Store G Accumulator Double-Indexed
SUBG	Subtract from G Accumulator
TGX	Transfer G to the Index Register
TMULT	Multiply a 6-byte Integer by 10
TXG	Transfer the Index Register to G
WADGX	Add G to Index Extended

## 16-bit Register AE and BE Extensions to 6800 instructions for 4052A/4054A ONLY

<u>ABA</u>	Add 16-bit BE to 16-bit AE
<u>ADD</u>	Add 8-bit value to AE or BE
<u>ASL</u>	Arithmetic Shift Left AE or BE
<u>CLR</u>	Clear AE or BE
<u>COM</u>	Complement AE or BE
<u>DEC</u>	Decrement AE or BE
<u>INC</u>	Increment AE or BE
<u>LDA</u>	Load AE or BE from Memory
<u>PUL</u>	Pull Data from Stack to AE   BE
<u>RTI</u>	Return from Interrupt
<u>SBA</u>	Subtract BE from AE
<u>SUB</u>	Subtract Memory from AE   BE
<u>SWI</u>	Software Interrupt
<u>TAB</u>	Transfer AE to BE
<u>TBA</u>	Transfer BE to AE
<u>WAI</u>	Wait for Interrupt

<u>ABA</u>	ADD B to A	<u>BVC</u>	Branch if overflow clear	<u>NOP</u>	No operation
<u>ADC</u>	ADD Memory contents + Carry to Accumulator	<u>BVS</u>	Branch if overflow set	<u>ORA</u>	OR the Accumulator
<u>ADD</u>	ADD Memory contents to Accumulator	<u>CBA</u>	Compare A AND B. Only status is affected	<u>PSH</u>	Push Accumulator onto the Stack
<u>AND</u>	Memory contents AND the Accumulator to the Accumulator	<u>CLC</u>	Clear the Carry flag	<u>PUL</u>	Pull Data from Stack to Accumulator
<u>ASL</u>	Arithmetic Shift Left. Bit 0 set 0 (multiplying by two)	<u>CLI</u>	Clear the Interrupt flag to enable Interrupts	<u>ROL</u>	Rotate Left through Carry
<u>ASR</u>	Arithmetic Shift Right. Bit 7 stays the same	<u>CLR</u>	Clear ACC, Memory or Overflow	<u>ROR</u>	Rotate Right through Carry
<u>BCC</u>	Branch if Carry Clear	<u>CLV</u>	Clear overflow flag	<u>RTI</u>	Return from Interrupt
<u>BCS</u>	Branch if Carry Set	<u>CMP</u>	Compare Memory contents AND Accumulator. Only Status affected	<u>RTS</u>	Return from Subroutine
<u>BEQ</u>	Branch if Equal to zero	<u>COM</u>	Complement ACC or Memory	<u>SBA</u>	Subtract B from A
<u>BGE</u>	Branch if Greater or Equal to zero	<u>CPX</u>	Compare Memory contents to X	<u>SBC</u>	Subtract Memory and Carry flag from Accumulator
<u>BGT</u>	Branch if Greater than zero	<u>DAA</u>	Decimal Adjust Accumulator A	<u>SEC</u>	Set the Carry flag
<u>BHI</u>	Branch if Accumulator contents higher than comparand	<u>DEC</u>	Decrement Accumulator or Memory	<u>SEI</u>	Set the Interrupt flag
<u>BIT</u>	Memory contents AND the Accumulator, only Status is affected	<u>DES</u>	Decrement Stack Pointer	<u>SEV</u>	Set the Overflow flag
<u>BLE</u>	Branch if Less than or Equal zero	<u>DEX</u>	Decrement Index register X	<u>STA</u>	Store Accumulator in Memory
<u>BLS</u>	Branch if Accumulator contents less than or same as comparand	<u>EOR</u>	Memory Exclusive OR Accumulator	<u>STS</u>	Store Stack Pointer
<u>BLT</u>	Branch if Less Than zero	<u>INC</u>	Increment Accumulator or Memory	<u>STX</u>	Store Index Register X
<u>BMI</u>	Branch if Minus	<u>INS</u>	Increment the Stack Pointer	<u>SUB</u>	SUBTRACT Memory contents from Accumulator
<u>BNE</u>	Branch if Not Equal zero	<u>INX</u>	Increment the Index Register X	<u>SWI</u>	Software Interrupt
<u>BPL</u>	Branch if Plus	<u>JMP</u>	Jump	<u>TAB</u>	Transfer A to B
<u>BRA</u>	Unconditional branch relative to present Program Counter contents	<u>JSR</u>	Jump to Subroutine	<u>TAP</u>	Transfer A to Status Register
<u>BSR</u>	Unconditional branch to Subroutine located relative to PC contents	<u>LDA</u>	Load Accumulator from Memory	<u>TBA</u>	Transfer B to A
		<u>LDS</u>	Load the Stack Pointer	<u>TPA</u>	Transfer Status Register to A
		<u>LDX</u>	Load the Index Register X	<u>TST</u>	Test the Accumulator
		<u>LSR</u>	Logical Shift Right - Bit7 set to zero.(dividing by two)	<u>TSX</u>	Move Stack Pointer to X and INC
		<u>NEG</u>	NEGATE the Accumulator or Memory	<u>TXS</u>	Move X to Stack Pointer and DEC
				<u>WAI</u>	Wait for Interrupt

## 6800 OP CODE DETAILS

MNEMO	SYNTAX	MODE	BYTES	CODE	CYCLES	C	Z	S	O	A <sub>c</sub>	I	SYMBOLIC OPERATION	DESCRIPTION
ABA	ABA	<u>ACC</u>	1	\$1B	2	x	x	x	x	x	-	$[A] \leftarrow [A] + [B]$  For 4052A & 4054A: $[AE] \text{ LDAXL } [AE] + [BE]$	Add <u>B</u> to <u>A</u>  Condition Codes based on low byte of A-same as 6800
ADAX	ADAX	<u>INH</u>	1	\$CC	?							For 4052/4054 & A:  $[X] \leftarrow [A] + [X]$  Condition Codes:  H I N Z V C . . 1 0 x x New X<0 . . 0 1 x x New X=0 . . x x 1 x 2's comp overflow in addition . . x x x 1 bit15 carry out in addition	Add A to Index Register  Unsigned value in A (eight assumed bits of 0) is added to the index register
ADC	ADC <u>A</u> # <u>data8</u>	<u>IMM</u>	2	\$89	2	x	x	x	x	x	-	$[A] \leftarrow [A] + \text{data8} + C$	Add contents of Memory + Carry Flag to Accumulator
	ADC <u>A</u> <u>addr8</u>	<u>DIR</u>	2	\$99	3							$[A] \leftarrow [A] + [\text{addr8}] + C$	
	ADC <u>A</u> <u>data8,X</u>	<u>IDX</u>	2	\$A9	5							$[A] \leftarrow [A] + [\text{data8} + [X]] + C$	
	ADC <u>A</u> <u>addr16</u>	<u>EXT</u>	3	\$B9	4							$[A] \leftarrow [A] + [\text{addr16}] + C$	
	ADC <u>B</u> # <u>data8</u>	<u>IMM</u>	2	\$C9	2							$[B] \leftarrow [B] + \text{data8} + C$	
	ADC <u>B</u> <u>addr8</u>	<u>DIR</u>	2	\$D9	3							$[B] \leftarrow [B] + [\text{addr8}] + C$	

	ADC B <u>data8</u> , <u>X</u>	<u>IDX</u>	2	\$E9	5							[B] ← [B] + [ <u>data8</u> ] + C	
	ADC B <u>addr16</u>	<u>EXT</u>	3	\$F9	4							[B] ← [B] + [ <u>addr16</u> ] + C	







	AND <u>A</u> <u>data8,X</u>	<u>IDX</u>	2	\$A4	5							$[A] \leftarrow [A] \wedge [\text{data8} + [X]]$	
	AND <u>A</u> <u>addr16</u>	<u>EXT</u>	3	\$B4	4							$[A] \leftarrow [A] \wedge [\text{addr16}]$	
	AND <u>B</u> <u>#data8</u>	<u>IMM</u>	2	\$C4	2							$[B] \leftarrow [B] \wedge \text{data8}$	
	AND <u>B</u> <u>addr8</u>	<u>DIR</u>	2	\$D4	3							$[B] \leftarrow [B] \wedge [\text{addr8}]$	
	AND <u>B</u> <u>data8,X</u>	<u>IDX</u>	2	\$E4	5							$[B] \leftarrow [B] \wedge [\text{data8} + [X]]$	
	AND <u>B</u> <u>addr16</u>	<u>EXT</u>	3	\$F4	4							$[B] \leftarrow [B] \wedge [\text{addr16}]$	
ASL	ASL <u>A</u>	<u>ACC</u>	1	\$48	2	x	x	x	x	-	-	$C \leftarrow \boxed{76543210} \leftarrow 0$ For 4052A & 4054A: $C \leftarrow \boxed{16\text{-bit ACCX}} \leftarrow 0$	Arithmetic Shift Left. Bit 0 is set to 0. (multiplying by two)  Condition Codes based on low byte - same as 6800
	ASL <u>B</u>	<u>ACC</u>	1	\$58	2								
	ASL <u>data8,X</u>	<u>IDX</u>	2	\$68	7								
	ASL <u>addr16</u>	<u>EXT</u>	3	\$78	6								
ASPI	ASPI <u>data8</u>	<u>IMM</u>	2	\$15	?							For 4052/4054 & A: $[SP] \leftarrow [SP] + \text{data8}$  CC unaffected	Add to Stack Pointer Immediate  The signed 2's complement operand is added to the value currently in the stack pointer
ASR	ASR <u>A</u>	<u>ACC</u>	1	\$47	2	x	x	x	x	-	-		



	BIT <u>A</u> <u>data8,X</u>	<u>IDX</u>	2	\$A5	5											$[A] \wedge [\text{data8} + [X]]$	
	BIT <u>A</u> <u>addr16</u>	<u>EXT</u>	3	\$B5	4											$[A] \wedge [\text{addr16}]$	
	BIT <u>B</u> <u>#data8</u>	<u>IMM</u>	2	\$C5	2											$[B] \wedge \text{data8}$	
	BIT <u>B</u> <u>addr8</u>	<u>DIR</u>	2	\$D5	3											$[B] \wedge [\text{addr8}]$	
	BIT <u>B</u> <u>data8,X</u>	<u>IDX</u>	2	\$E5	5											$[B] \wedge [\text{data8} + [X]]$	
	BIT <u>B</u> <u>addr16</u>	<u>EXT</u>	3	\$F5	4											$[B] \wedge [\text{addr16}]$	
BLE	BLE <u>disp</u>	<u>REL</u>	2	\$2F	4	-	-	-	-	-	-					$(Z \vee (S \vee O) == 1) ?$ $\{[PC] \leftarrow [PC] + \text{disp} + 2\}$	Branch if less than or equal to zero
BLS	BLS <u>disp</u>	<u>REL</u>	2	\$23	4	-	-	-	-	-	-					$(C \vee Z == 1) ?$ $\{[PC] \leftarrow [PC] + \text{disp} + 2\}$	Branch if Accumulator contents less than or same as comparand
BLT	BLT <u>disp</u>	<u>REL</u>	2	\$2D	4	-	-	-	-	-	-					$(S \vee O == 1) ?$ $\{[PC] \leftarrow [PC] + \text{disp} + 2\}$	Branch if less than zero
BMI	BMI <u>disp</u>	<u>REL</u>	2	\$2B	4	-	-	-	-	-	-					$(S == 1) ?$ $\{[PC] \leftarrow [PC] + \text{disp} + 2\}$	Branch if minus
BNE	BNE <u>disp</u>	<u>REL</u>	2	\$26	4	-	-	-	-	-	-					$(Z == 0) ?$ $\{[PC] \leftarrow [PC] + \text{disp} + 2\}$	Branch if not equal to zero

BPL	BPL <u>disp</u>	<u>REL</u>	2	\$2A	4	-	-	-	-	-	-	(S == 0) ? {[PC] ← [PC] + <u>disp</u> + 2}	Branch if plus
BRA	BRA <u>disp</u>	<u>REL</u>	2	\$20	4	-	-	-	-	-	-	[PC] ← [PC] + <u>disp</u> + 2	Unconditional branch relative to present Program Counter contents.
BSR	BSR <u>disp</u>	<u>REL</u>	2	\$8D	8	-	-	-	-	-	-	[[SP]] ← [PC(LO)], [[SP] - 1] ← [PC(HI)], [SP] ← [SP] - 2, [PC] ← [PC] + <u>disp</u> + 2	Unconditional branch to subroutine located relative to present Program Counter contents.
BVC	BVC <u>disp</u>	<u>REL</u>	2	\$28	4	-	-	-	-	-	-	(O == 0) ? {[PC] ← [PC] + <u>disp</u> + 2}	Branch if overflow clear
BVS	BVS <u>disp</u>	<u>REL</u>	2	\$29	4	-	-	-	-	-	-	(O == 1) ? {[PC] ← [PC] + <u>disp</u> + 2}	Branch if overflow set
CBA	CBA	<u>INH</u>	1	\$11	2	x	x	x	x	-	-	[A] - [B]	Compare contents of Accumulators <u>A</u> and <u>B</u> . Only the Status register is affected.
CBUG	CBUG	<u>INH</u>	1	\$DD	?							For 4052/4054 & A:  CC unaffected	Clear debug interrupt vectors  This is the complement of the SBUG instruction. Interrupt vectors are restored to their normal area in A-Space
CLC	CLC	<u>INH</u>	1	\$0C	2	0	-	-	-	-	-	C ← 0	Clear the Carry Flag

CLI	CLI	<u>INH</u>	1	\$0E	2	-	-	-	-	-	0	$I \leftarrow 0$	Clear the Interrupt flag to enable interrupts
CLR	CLR <u>A</u>	<u>ACC</u>	1	\$4F	2	0	1	0	0	-	-	$[A] \leftarrow 0$  For 4052A & 4054A: $[AE] \leftarrow 0$	Clear the Accumulator
	CLR <u>B</u>	<u>ACC</u>	1	\$5F	2							$[B] \leftarrow 0$  For 4052A & 4054A: $[BE] \leftarrow 0$	Condition Codes based on low byte - same as 6800
	CLR <u>data8,X</u>	<u>IDX</u>	2	\$6F	7							$[data8 + [X]] \leftarrow 0$	Clear the Memory location
	CLR <u>addr16</u>	<u>EXT</u>	3	\$7F	6							$[addr16] \leftarrow 0$	
CLV	CLV	<u>INH</u>	1	\$0A	2	-	-	-	0	-	-	$O \leftarrow 0$	Clear the Overflow flag

CMP	CMP <u>A</u> # <u>data8</u>	<u>IMM</u>	2	\$81	2	x	x	x	x	-	-	[A] - <u>data8</u>	Compare the contents of Memory and Accumulator. Only the Status register is affected.
	CMP <u>A</u> <u>addr8</u>	<u>DIR</u>	2	\$91	3							[A] - [ <u>addr8</u> ]	
	CMP <u>A</u> <u>data8,X</u>	<u>IDX</u>	2	\$A1	5							[A] - [ <u>data8</u> + [X]]	
	CMP <u>A</u> <u>addr16</u>	<u>EXT</u>	3	\$B1	4							[A] - [ <u>addr16</u> ]	
	CMP <u>B</u> # <u>data8</u>	<u>IMM</u>	2	\$C1	2							[B] - <u>data8</u>	
	CMP <u>B</u> <u>addr8</u>	<u>DIR</u>	2	\$D1	3							[B] - [ <u>addr8</u> ]	
	CMP <u>B</u> <u>data8,X</u>	<u>IDX</u>	2	\$E1	5							[B] - [ <u>data8</u> + [X]]	
	CMP <u>B</u> <u>addr16</u>	<u>EXT</u>	3	\$F1	4							[B] - [ <u>addr16</u> ]	
COM	COM <u>A</u>	<u>ACC</u>	1	\$43	2	1	x	x	0	-	-	[A] ← \$FF - [A]  For 4052A & 4054A: [AE] ← \$FFFF - [AE]	Complement the Accumulator
	COM <u>B</u>	<u>ACC</u>	1	\$53	2							[B] ← \$FF - [B]  For 4052A & 4054A: [BE] ← \$FFFF - [BE]	Condition Codes based on low byte - same as 6800
	COM <u>data8,X</u>	<u>IDX</u>	2	\$63	7							[ <u>data8</u> + [X]] ← \$FF - [ <u>data8</u> + [X]]	Complement the Memory Location





	CPX <u>data8,X</u>	<u>IDX</u>	2	\$AC	?											$[X(HI)] - [data8 + [X]],$ $[X(LO)] - [data8 + [X] + 1]$	
	CPX # <u>data16</u>	<u>IMM</u>	3	\$8C	?											$[X(HI)] - data16(HI),$ $[X(LO)] - data16(LO)$	
	CPX <u>addr16</u>	<u>EXT</u>	3	\$BC	?											$[X(HI)] - [addr16(HI)],$ $[X(LO)] - [addr16(LO)]$	
DAA	DAA	<u>INH</u>	1	\$19	2	x	x	x	x	-	-						Decimal Adjust Accumulator <u>A</u>
DEC	DEC <u>A</u>	<u>ACC</u>	1	\$4A	2											$[A] \leftarrow [A] - 1$  For 4052A & 4054A: $[AE] \leftarrow [AE] - 1$	Decrement the Accumulator  Condition Codes based on low byte - same as 6800
	DEC <u>B</u>	<u>ACC</u>	1	\$5A	2	-	x	x	x	-	-					$[B] \leftarrow [B] - 1$  For 4052A & 4054A: $[BE] \leftarrow [BE] - 1$	
	DEC <u>data8,X</u>	<u>IDX</u>	2	\$6A	7											$[data8 + [X]] \leftarrow [data8 + [X]] - 1$	Decrement the Memory Location
	DEC <u>addr16</u>	<u>EXT</u>	3	\$7A	6											$[addr16] \leftarrow [addr16] - 1$	
DES	DES	<u>INH</u>	1	\$34	4	-	-	-	-	-	-					$[SP] \leftarrow [SP] - 1$	Decrement the Stack Pointer

DEX	DEX	<u>INH</u>	1	\$09	4	-	x	-	-	-	-	$[X] \leftarrow [X] - 1$	Decrement the Index Register <u>X</u>
EOR	EOR <u>A</u> <u>#data8</u>	<u>IMM</u>	2	\$88	2	-	x	x	0	-	-	$[A] \leftarrow [A] \vee \text{data8}$	Memory contents EXCLUSIVE OR the Accumulator
	EOR <u>A</u> <u>addr8</u>	<u>DIR</u>	2	\$98	3							$[A] \leftarrow [A] \vee [\text{addr8}]$	
	EOR <u>A</u> <u>data8,X</u>	<u>IDX</u>	2	\$A8	5							$[A] \leftarrow [A] \vee [\text{data8} + [X]]$	
	EOR <u>A</u> <u>addr16</u>	<u>EXT</u>	3	\$B8	4							$[A] \leftarrow [A] \vee [\text{addr16}]$	
	EOR <u>B</u> <u>#data8</u>	<u>IMM</u>	2	\$C8	2							$[B] \leftarrow [B] \vee \text{data8}$	
	EOR <u>B</u> <u>addr8</u>	<u>DIR</u>	2	\$D8	3							$[B] \leftarrow [B] \vee [\text{addr8}]$	
	EOR <u>B</u> <u>data8,X</u>	<u>IDX</u>	2	\$E8	5							$[B] \leftarrow [B] \vee [\text{data8} + [X]]$	
	EOR <u>B</u> <u>addr16</u>	<u>EXT</u>	3	\$F8	4							$[B] \leftarrow [B] \vee [\text{addr16}]$	



FDUP	FDUP	<u>INH</u>	1	\$4E	?										For 4052/4054 & A:  [M([SP]..[SP]+9)] ← [M([SP]-9..[SP]) [SP] ← [SP]-9  [CC] unaffected	Duplicate Floating Point  Floating point number on the top of stack is replicated on the stack  Programming notes:  To save microcode time, the byte below that pointed to by the SP is duplicated also, making a total of 10 bytes duplicated
FMUL	FMUL	<u>INH</u>	1	\$5B	?										For 4052/4054 & A:  [SP] ← [SP]+9 [M([SP]+2..[SP]+9)] * [M([SP]-7..[SP]) ← M([SP]+2..[SP]+9)  Condition Codes:  H I N Z V C . . 1 0 x x Result Negativ . . 0 1 x 0 Result Zero . . 0 0 x x Result Positiv . . 0 1 1 0 Underflow - zero result . . x 0 1 0 Overflow - plus/minus infinity result	Floating Point Multiply  Floating point multiply on two top 8-byte FP numbers on the stack. Result is left on stack  Programming notes:  Acc A crashed Acc B is number of shifts used to normalize result Example: "6.0+7.0", first push 6.0, then 7.0, then do the Multiply
FNRM	FNRM	<u>INH</u>	1	\$61	?										For 4052/4054 & A:  Normalize [M([SP]+2..[SP]+9)] ← M([SP]+2..[SP]+9)  Condition Codes:	Normalize Floating Point  Floating point number on the top of the stack is normalized.  Programming notes:  Acc A crashed







JSR	JSR <u>data8,X</u>	<u>IDX</u>	2	\$AD	8											[[SP]] ← [PC(LO)], [[SP] - 1] ← [PC(HI)], [SP] ← [SP] - 2, [PC] ← <u>data8</u> + [X]	Jump to Subroutine
	JSR <u>addr16</u>	<u>EXT</u>	3	\$BD	9	-	-	-	-	-	-					[[SP]] ← [PC(LO)], [[SP] - 1] ← [PC(HI)], [SP] ← [SP] - 2, [PC] ← <u>addr16</u>	
LDA	LDA A <u>#data8</u>	<u>IMM</u>	2	\$86	2											[A] ← <u>data8</u>  For 4052A & 4054A: [AL] ← <u>data8</u> [AH] ← 0	Load Accumulator from Memory  Condition Codes based on low byte - same as 6800
	LDA A <u>addr8</u>	<u>DIR</u>	2	\$96	3											[A] ← [ <u>addr8</u> ]  For 4052A & 4054A: [AL] ← [ <u>addr8</u> ] [AH] ← 0	
	LDA A <u>data8,X</u>	<u>IDX</u>	2	\$A6	5	-	x	x	0	-	-					[A] ← [ <u>data8</u> + [X]]  For 4052A & 4054A: [AL] ← <u>data8</u> [AH] ← <u>Trash bits</u>	
	LDA A <u>addr16</u>	<u>EXT</u>	3	\$B6	4											[A] ← [ <u>addr16</u> ]  For 4052A & 4054A: [AL] ← [ <u>addr16</u> ] [AH] ← 0	









LDBX	LDBX	<u>INH</u>	1	\$1D	?										For 4052/4054 & A:  [B] ← [X]+[A]  Condition Codes:  H I N Z V C . . 1 0 0 . New B Negative . . 0 1 0 . New B Zero . . 0 0 0 . New B Positive	Load B Register Double-Indexed  The byte at X+A is loaded into register B
LDXX	LDXX	<u>INH</u>	1	\$1A	?										For 4052/4054 & A:  [X] ← [X+A,X+A+1]  Condition Codes:  H I N Z V C . . 1 0 0 . New X Negative . . 0 1 0 . New X Zero . . 0 0 0 . New X Positive	Load X Register Double-Indexed  The 16-bit value at X+A is loaded into register A
LDS	LDS <u>addr8</u>	<u>DIR</u>	2	\$9E	4	-	x	x	0	-	-				[SP(HI)] ← [ <u>addr8</u> ], [SP(LO)] ← [ <u>addr8</u> + 1]	Load the Stack Pointer
	LDS <u>data8,X</u>	<u>IDX</u>	2	\$AE	6										[SP(HI)] ← [ <u>data8</u> + [X]], [SP(LO)] ← [ <u>data8</u> + [X] + 1]	
	LDS # <u>data16</u>	<u>IMM</u>	3	\$8E	3										[SP(HI)] ← <u>data16</u> (HI), [SP(LO)] ← <u>data16</u> (LO)	
	LDS <u>addr16</u>	<u>EXT</u>	3	\$BE	5										[SP(HI)] ← [ <u>addr16</u> (HI)], [SP(LO)] ← [ <u>addr16</u> (LO)]	

LDX	LDX <u>addr8</u>	<u>DIR</u>	2	\$DE	4	-	x	x	0	-	-	$[X(HI)] \leftarrow [addr8],$ $[X(LO)] \leftarrow [addr8 + 1]$	Load the Index Register
	LDX <u>data8,X</u>	<u>IDX</u>	2	\$EE	6							$[X(HI)] \leftarrow [data8 + [X]],$ $[X(LO)] \leftarrow [data8 + [X] + 1]$	
	LDX # <u>data16</u>	<u>IMM</u>	3	\$CE	3							$[X(HI)] \leftarrow \underline{data16(HI)},$ $[X(LO)] \leftarrow \underline{data16(LO)}$	
	LDX <u>addr16</u>	<u>EXT</u>	3	\$FE	5							$[X(HI)] \leftarrow [addr16(HI)],$ $[X(LO)] \leftarrow [addr16(LO)]$	
LSR	LSR <u>A</u>	<u>ACC</u>	1	\$44	2	x	x	0	x	-	-	$0 \rightarrow \boxed{76543210} \rightarrow C$	Logical Shift Right. Bit 7 is set to 0. (dividing by two)
	LSR <u>B</u>	<u>ACC</u>	1	\$54	2								
	LSR <u>data8,X</u>	<u>IDX</u>	2	\$64	7								
	LSR <u>addr16</u>	<u>EXT</u>	3	\$74	6								
MOVLR	MOVLR	<u>INH</u>	1	\$E3	?							<p>For 4052/4054 &amp; A:</p> <p>M[SP+1],M[SP+2] is lowest source address M[SP+3],M[SP+4] is lowest destination address M[SP+5],M[SP+6] is byte count (may be zero)</p> <p>Data moved: [SP] ← [SP]+6</p>	<p>Block Move Low to High</p> <p>A block of data in memory is moved, incrementing the pointers, until the byte count is zero</p>

																Condition codes - crashed	
MOVL	MOVL	<u>INH</u>	1	\$EC	?											For 4052/4054 & A:  M[SP+1],M[SP+2] is highest source address M[SP+3],M[SP+4] is highest destination address M[SP+5],M[SP+6] is byte count (may be zero)  Data moved: [SP] ← <u>[SP]+6</u>  Condition codes - crashed	Block Move High to Low  A block of data in memory is moved, decrementing the pointers, until the byte count is zero
NEG	NEG <u>A</u>	<u>ACC</u>	1	\$40	2											<u>[A] ← 0 - [A]</u>	Negate Accumulator (2's complement)  ///// WARNING /////
	NEG <u>B</u>	<u>ACC</u>	1	\$50	2	x	x	x	x	-	-					<u>[B] ← 0 - [B]</u>	The 4052/4054 set the CARRY bit exactly opposite of how it is set in the 6800 and 4052A/4054A!!  See 6800 manual
	NEG <u>data8,X</u>	<u>IDX</u>	2	\$60	7											<u>[data8 + [X]] ← 0 - [data8 + [X]]</u>	Negate Memory Location (2's complement)
	NEG <u>addr16</u>	<u>EXT</u>	3	\$70	6											<u>[addr16] ← 0 - [addr16]</u>	///// WARNING /////



														CC unaffected	space. The code begins at the second byte times 4 plus 4400 hex.
PSH	PSH <u>A</u>	<u>ACC</u>	1	\$36	4									$[[SP]] \leftarrow [A], [SP] \leftarrow [SP] - 1$	Push Accumulator onto the Stack
	PSH <u>B</u>	<u>ACC</u>	1	\$37	4	-	-	-	-	-	-			$[[SP]] \leftarrow [B],$ $[SP] \leftarrow [SP] - 1$	
PSHRET	PSHRET <u>data8</u>	<u>DIR</u>	2	\$62	?									<p>For 4052/4054 &amp; A:</p> <p><math>M([SP]+1), M([SP]+2) \leftarrow</math>  <math>M([Psp]), M([Psp]+1)</math>  <math>[SP] \leftarrow [SP]+2</math>  <math>[Psp] \leftarrow [Psp]+2</math>  <math>[X] \leftarrow [SP]+1</math></p> <p>CC unaffected</p>	<p>Push return address on special stack</p> <p>The return address on the regular stack is transferred to the pseudo stack referenced by the specified page zero pointer.</p> <p>Programming Note:</p> <p>Notice the implicit TSX at the end of the instruction!!</p>
PSHX	PSHX <u>data8</u>	<u>INH</u>	2	\$6B	?									<p>For 4052/4054 &amp; A:</p> <p><math>[SP] \leftarrow [SP]-2</math>  <math>[X] \leftarrow M([SP]+1), M([SP]+2)</math></p> <p>CC unaffected</p>	<p>Push X on the stack</p> <p>The index register is pushed on the stack</p>
PUL	PUL <u>A</u>	<u>ACC</u>	1	\$32	4	-	-	-	-	-	-			<p><math>[SP] \leftarrow [SP] + 1, [A] \leftarrow [[SP]]</math></p> <p>For 4052A &amp; 4054A:  <math>[AL] \leftarrow [[SP+1]],</math>  <math>[SP] \leftarrow [SP] + 1</math></p>	Pull Data from Stack to Accumulator







RTI	RTI	<u>INH</u>	1	\$3B	10	x	x	x	x	x	x	$\begin{aligned} &[SR] \leftarrow [[SP] + 1], \\ &[B] \leftarrow [[SP] + 2], \\ &[A] \leftarrow [[SP] + 3], \\ &[X(HI)] \leftarrow [[SP] + 4], \\ &[X(LO)] \leftarrow [[SP] + 5], \\ &[PC(HI)] \leftarrow [[SP] + 6], \\ &[PC(LO)] \leftarrow [[SP] + 7], \\ &[SP] \leftarrow [SP] + 7 \end{aligned}$ <p>For 4052A &amp; 4054A:</p> $\begin{aligned} &[SR] \leftarrow [[SP] + 1], \\ &[BL] \leftarrow [[SP] + 2], \\ &[AL] \leftarrow [[SP] + 3], \\ &[X(HI)] \leftarrow [[SP] + 4], \\ &[X(LO)] \leftarrow [[SP] + 5], \\ &[PC(HI)] \leftarrow [[SP] + 6], \\ &[PC(LO)] \leftarrow [[SP] + 7], \\ &[BH] \leftarrow [[SP] + 8], \\ &[BL] \leftarrow [[SP] + 9], \text{ (ignored)} \\ &[AH] \leftarrow [[SP] + 10], \text{ (G reg)} \\ &[AL] \leftarrow [[SP] + 11], \text{ (ignored)} \\ &[SP] \leftarrow [SP] + 11 \end{aligned}$	<p>Return from interrupt. Put registers from Stack and increment Stack Pointer.</p> <p>For 4052A &amp; 4054A: RTI pops 11 bytes (6800 popped only 7) to restore the hardware registers to the state they were before an interrupt occurred (or SWI [ODT only] or WAI [not used in 4052 or 4054]).</p> <p>When the interrupt occurred, Status Register CC was pushed onto the stack and then the D and F bits in CC were set to 1 (1 --&gt; Fetch B and Data A).</p>
RTRN	RTRN	<u>DIR</u>	2	\$65	?							<p>For 4052/4054 &amp; A:</p> $\begin{aligned} &[Psp] \leftarrow [Psp] - 2 \\ &[B] \leftarrow [A] \\ &[PC] \leftarrow M([Psp]), M([Psp] + 1) \end{aligned}$ <p>CC See TAB instruction</p>	<p>Return via the special stack</p> <p>Fetch the return address from the pseudo stack with stack pointer on page zero.</p> <p>Programming Note:</p> <p>An implicit TAB instruction is done!!!</p>

RTS	RTS	<u>INH</u>	1	\$39	5	-	-	-	-	-	-	$[PC(HI)] \leftarrow [[SP] + 1],$ $[PC(LO)] \leftarrow [[SP] + 2],$ $[SP] \leftarrow [SP] + 2$	Return from subroutine. Pull <u>PC</u> from top of Stack and increment Stack Pointer.
SBA	SBA	<u>INH</u>	1	\$10	2	x	x	x	x	-	-	$[A] \leftarrow [A] - [B]$  For 4052A & 4054A: $[AE] \leftarrow [AE] - [BE]$	Subtract contents of Accumulator <u>B</u> from those of Accumulator <u>A</u> .  Condition Codes based on low byte of A only - same as 6800
SBC	SBC <u>A</u> # <u>data8</u>	<u>IMM</u>	2	\$82	2	x	x	x	x	-	-	$[A] \leftarrow [A] - \text{data8} - C$	Subtract Mem and Carry Flag from Accumulator
	SBC <u>A</u> <u>addr8</u>	<u>DIR</u>	2	\$92	3							$[A] \leftarrow [A] - [\text{addr8}] - C$	
	SBC <u>A</u> <u>data8,X</u>	<u>IDX</u>	2	\$A2	5							$[A] \leftarrow [A] - [\text{data8} + [X]] - C$	
	SBC <u>A</u> <u>addr16</u>	<u>EXT</u>	3	\$B2	4							$[A] \leftarrow [A] - [\text{addr16}] - C$	
	SBC <u>B</u> # <u>data8</u>	<u>IMM</u>	2	\$C2	2							$[B] \leftarrow [B] - \text{data8} - C$	
	SBC <u>B</u> <u>addr8</u>	<u>DIR</u>	2	\$D2	3							$[B] \leftarrow [B] - [\text{addr8}] - C$	
	SBC <u>B</u> <u>data8,X</u>	<u>IDX</u>	2	\$E2	5							$[B] \leftarrow [B] - [\text{data8} + [X]] - C$	
	SBC <u>B</u> <u>addr16</u>	<u>EXT</u>	3	\$F2	4							$[B] \leftarrow [B] - [\text{addr16}] - C$	
SBUG	SBUG	<u>INH</u>	1	\$DC	?							For 4052/4054 & A:	Set debug interrupt vectors

												CC unaffected	<p>Swap in debug interrupt vectors.</p> <p>Programming Note:</p> <p>Subsequent interrupts will be serviced via vectors in B-Space from locations 2 to F in the bank with address 20. This supports the 4052 Diagnostic ROM Pack.</p>
SDA	SDA	<u>INH</u>	1	\$18	?							<p>For 4052/4054 &amp; A: [CC] ← [CC] ! D</p> <p>[CC] D set</p>	<p>Set Data Space to A</p> <p>Subsequent memory accesses for data will access A space</p>
SDB	SDB	<u>INH</u>	1	\$21	?							<p>For 4052/4054 &amp; A: [CC] ← [CC] &amp; NOT D</p> <p>[CC] D reset</p>	<p>Set Data Space to B</p> <p>Subsequent memory accesses for data will access B space</p>
SEC	SEC	<u>INH</u>	1	\$0D	2	1	-	-	-	-	-	C ← 1	Set the Carry Flag
SEI	SEI	<u>INH</u>	1	\$0F	2	-	-	-	-	-	1	I ← 1	Set the Interrupt Flag to disable interrupts
SEV	SEV	<u>INH</u>	1	\$0B	2	-	-	-	1	-	-	O ← 1	Set the Overflow Flag

SFA	SFA	<u>INH</u>	1	\$03	?										For 4052/4054 & A: [CC] ← [CC] & NOT F  [CC] F reset	Set Fetch Space to A  Instructions subsequent to next JSR, RTS, BSR, JMP, BRA, relative branch, RTRN, JMPAX, RTI or FPSH immediate instruction will come from DATA space
STA	STA <u>A</u> <u>addr8</u>	<u>DIR</u>	2	\$97	4	-	x	x	0	-	-				[ <u>addr8</u> ] ← [A]	Store Accumulator in Memory
	STA <u>A</u> <u>data8,X</u>	<u>IDX</u>	2	\$A7	6										[ <u>data8</u> + [ <u>X</u> ]] ← [A]	
	STA <u>A</u> <u>addr16</u>	<u>EXT</u>	3	\$B7	5										[ <u>addr16</u> ] ← [A]	
	STA <u>B</u> <u>addr8</u>	<u>DIR</u>	2	\$D7	4										[ <u>addr8</u> ] ← [B]	
	STA <u>B</u> <u>data8,X</u>	<u>IDX</u>	2	\$E7	6										[ <u>data8</u> + [ <u>X</u> ]] ← [B]	
	STA <u>B</u> <u>addr16</u>	<u>EXT</u>	3	\$F7	5										[ <u>addr16</u> ] ← [B]	
STAX	STAX	<u>INH</u>	1	\$1E	?										For 4052/4054 & A:  [X]+[A] ← [B]  Condition Codes:  H I N Z V C . . 1 0 0 . New A Negative . . 0 1 0 . New A Zero . . 0 0 0 . New A Positive	Store B Register Double-Indexed  The byte at X+A is loaded from B register

STRK	STRK	<u>INH</u>	1	\$71	?											<p><u>For 4054 &amp; 4054A ONLY:</u></p> <p>See 4052 Assembler pg 44 for the pseudo code.</p> <p><b>Condition Codes:</b> Set to the state of the A register</p>	<p>Compute Stroke</p> <p>Given a stroke from the character stroke table in A and scale code in B, this instruction computes desired X and Y for the stroke. If the stroke has the negative bit set, the vector-drawing information needed by the 4054 display is pushed onto the stack as in VECT.</p>
STS	STS <u>addr8</u>	<u>DIR</u>	2	\$9F	5	-	x	x	0	-	-					<p><u>[addr8] ← [SP(HI)],</u> <u>[addr8 + 1] ← [SP(LO)]</u></p>	Store the Stack Pointer
	STS <u>data8,X</u>	<u>IDX</u>	2	\$AF	7											<p><u>[data8 + [X]] ← [SP(HI)],</u> <u>[data8 + [X] + 1] ← [SP(LO)]</u></p>	
	STS <u>addr16</u>	<u>EXT</u>	3	\$BF	6											<p><u>[addr16(HI)] ← [SP(HI)],</u> <u>[addr16(LO)] ← [SP(LO)]</u></p>	
STX	STX <u>addr8</u>	<u>DIR</u>	2	\$DF	5	-	x	x	0	-	-					<p><u>[addr8] ← [X(HI)],</u> <u>[addr8 + 1] ← [X(LO)]</u></p>	Store the Index Register <u>X</u>
	STX <u>data8,X</u>	<u>IDX</u>	2	\$EF	7											<p><u>[data8 + [X]] ← [X(HI)],</u> <u>[data8 + [X] + 1] ← [X(LO)]</u></p>	
	STX <u>addr16</u>	<u>EXT</u>	3	\$FF	6											<p><u>[addr16(HI)] ← [X(HI)],</u> <u>[addr16(LO)] ← [X(LO)]</u></p>	





															For 4052A & 4054A: [BL] ← [BL] - [data8 + [X]] [BH] ← <u>Trash bits</u>	
SUB B <u>addr16</u>	<u>EXT</u>	3	\$F0	4											[B] ← [B] - [ <u>addr16</u> ]  For 4052A & 4054A: [BE] ← [BE] - [ <u>addr16</u> ]	

SWI	SWI	<u>INH</u>	1	\$3F	12	-	-	-	-	-	1	<p>For 4052 &amp; 4054 like 6800:</p> $\begin{aligned} [SP] &\leftarrow [PC(LO)], \\ [SP] - 1 &\leftarrow [PC(HI)], \\ [SP] - 2 &\leftarrow [X(LO)], \\ [SP] - 3 &\leftarrow [X(HI)], \\ [SP] - 4 &\leftarrow [A], \\ [SP] - 5 &\leftarrow [B], \\ [SP] - 6 &\leftarrow [SR], \\ [SP] &\leftarrow [SP] - 7, \\ [PC(HI)] &\leftarrow [\$FFFA], \\ [PC(LO)] &\leftarrow [\$FFFB] \end{aligned}$ <p>For 4052A &amp; 4054A:</p> $\begin{aligned} [SP] &\leftarrow [AL], \\ [SP] - 1 &\leftarrow [AH], \text{ (G register)} \\ [SP] - 2 &\leftarrow [BL], \\ [SP] - 3 &\leftarrow [BH], \\ [SP] - 4 &\leftarrow [PC(LO)], \\ [SP] - 5 &\leftarrow [PC(HI)], \\ [SP] - 6 &\leftarrow [X(LO)], \\ [SP] - 7 &\leftarrow [X(HI)], \\ [SP] - 8 &\leftarrow [AL], \\ [SP] - 9 &\leftarrow [BL], \\ [SP] - 10 &\leftarrow [SR], \\ [SP] &\leftarrow [SP] - 11 \end{aligned}$	<p>Software Interrupt: push registers onto Stack, decrement Stack Pointer, and jump to interrupt subroutine.</p> <p>For 4052A &amp; 4054A: RTI pops 11 bytes (6800 popped only 7) to restore the hardware registers to the state they were before an interrupt occurred (or SWI [ODT only] or WAI [not used in 4052 or 4054]).</p> <p>When the interrupt occurred, Status Register CC was pushed onto the stack and then the D and F bits in CC were set to 1</p> <p>(1 --&gt; Fetch B and Data A).</p>
-----	-----	------------	---	------	----	---	---	---	---	---	---	--	---

TAB	TAB	<u>INH</u>	1	\$16	2	-	x	x	0	-	-	$[B] \leftarrow [A]$ For 4052A & 4054A: $[BE] \leftarrow [AE]$	Transfer <u>A</u> to <u>B</u>  Condition Codes based on low byte of B only - same as 6800
TAP	TAP	<u>INH</u>	1	\$06	2	x	x	x	x	x	x	For 4052/4054 & A:  $[CC] \leftarrow [A]$ Low 6 bits	Transfer <u>A</u> to CC NOT including space bits  Set the CC register to contents of A, ignoring top two bits of A and leaving top two bits of CC unchanged.
TAPX	TAPX	<u>INH</u>	1	\$12	2	x	x	x	x	x	x	For 4052/4054 & A:  $[CC] \leftarrow [A]$ all 8 bits	Transfer <u>A</u> to CC including space bits  Set the CC register to contents of A. All bits moved.  Programming Note:  If the F-bit changes, instructions subsequent to next JSR, RTS, BSR, JMP, BRA, relative branch, RTRN, JMPAX, RTI or FPSH immediate instruction will come from DATA space
TBA	TBA	<u>INH</u>	1	\$17	2	-	x	x	0	-	-	$[A] \leftarrow [B]$ For 4052A & 4054A:	Transfer <u>B</u> to <u>A</u>



TSX	TSX	<u>INH</u>	1	\$30	4	-	-	-	-	-	-	$[X] \leftarrow [SP] + 1$	Move Stack Pointer contents to Index register and increment.
TXS	TXS	<u>INH</u>	1	\$35	4	-	-	-	-	-	-	$[SP] \leftarrow [X] - 1$	Move Index register contents to Stack Pointer and decrement.



											$[[SP] - 5] \leftarrow [B],$ $[[SP] - 6] \leftarrow [SR],$ $[SP] \leftarrow [SP] - 7$ <p>For 4052A &amp; 4054A:</p> $[[SP]] \leftarrow [AL],$ $[[SP] - 1] \leftarrow [AH], \text{ (G register)}$ $[[SP] - 2] \leftarrow [BL],$ $[[SP] - 3] \leftarrow [BH],$ $[[SP] - 4] \leftarrow [PC(LO)],$ $[[SP] - 5] \leftarrow [PC(HI)],$ $[[SP] - 6] \leftarrow [X(LO)],$ $[[SP] - 7] \leftarrow [X(HI)],$ $[[SP] - 8] \leftarrow [AL],$ $[[SP] - 9] \leftarrow [BL],$ $[[SP] - 10] \leftarrow [SR],$ $[SP] \leftarrow [SP] - 11$	<p>Push registers onto Stack, decrement Stack Pointer, and wait for interrupt. If <math>[I] = 1</math> when WAI is executed, a non-maskable interrupt is required to exit the Wait state. Otherwise, <math>[I] \leftarrow 1</math> when the interrupt occurs.</p> <p>For 4052A &amp; 4054A: RTI pops 11 bytes (6800 popped only 7) to restore the hardware registers to the state they were before an interrupt occurred (or SWI [ODT only] or WAI [not used in 4052 or 4054]). See pg 81</p> <p>When the interrupt occurred, Status Register CC was pushed onto the stack and then the D and F bits in CC were set to 1 (1 --&gt; Fetch B and Data A).</p>
--	--	--	--	--	--	--	--	--	--	--	--	---