

Tektronix 4052/4054 opcode Decoding table (gray cells 6800 unused, **red on 4052/4054&A**, **4052A/4054A ONLY=blue + green 6800 16-bit ext**)

MSB \ LSB	_0	_1	_2	_3	_4	_5	_6	_7	_8	_9	_A	_B	_C	_D	_E	_F
0_	TEST (INH)	NOP (INH)	NOP (INH)	SFA (INH)	LDAG D (DIR)	LDAG X (DIR)	TAP (INH)	TPA (INH)	INX (INH)	DEX (INH)	CLV (INH)	SEV (INH)	CLC (INH)	SEC (INH)	CLI (INH)	SEI (INH)
1_	SBA (INH)	CBA (INH)	TAPX (INH)	TPAX (INH)	ADX I (IMM)	ASPI I (IMM)	TAB (INH)	TBA (INH)	SDA (INH)	DAA (INH)	LDXX (INH)	ABA (ACC)	LDAX (INH)	LDBX (INH)	STAX (INH)	JMPAX (INH)
2_	BRA (REL)	SDB (INH)	BHI (REL)	BLS (REL)	BCC (REL)	BCS (REL)	BNE (REL)	BEQ (REL)	BVC (REL)	BVS (REL)	BPL (REL)	BMI (REL)	BGE (REL)	BLT (REL)	BGT (REL)	BLE (REL)
3_	TSX (INH)	INS (INH)	PUL A (ACC)	PUL B (ACC)	DES (INH)	TXS (INH)	PSH A (ACC)	PSH B (ACC)	JMPIN (EXT)	RTS (INH)	FPSH D (DIR)	RTI (INH)	FPSH X (IDX)	FPSH (EXT)	WAI (INH)	SWI (INH)
4_	NEG A (ACC)	FPSH I (IMM*)	FPUL D (DIR)	COM A (ACC)	LSR A (ACC)	FPUL X (IDX)	ROR A (ACC)	ASR A (ACC)	ASL A (ACC)	ROL A (ACC)	DEC A (ACC)	FPUL (EXT)	INC A (ACC)	TST A (ACC)	FDUP (INH)	CLR A (ACC)
5_	NEG B (ACC)	FSWAP (INH)	FADD (INH)	COM B (ACC)	LSR B (ACC)	FSUB (INH)	ROR B (ACC)	ASR B (ACC)	ASL B (ACC)	ROL B (ACC)	DEC B (ACC)	FMUL (INH)	INC B (ACC)	TST B (ACC)	FDIV (INH)	CLR B (ACC)
6_	NEG X (IDX)	FNRM (INH)	PSHRET (DIR)	COM (IDX)	LSR (IDX)	RTRN (DIR)	ROR (IDX)	ASR (IDX)	ASL (IDX)	ROL (IDX)	DEC (IDX)	PSHX (INH)	INC (IDX)	TST (IDX)	JMP (IDX)	CLR (IDX)
7_	NEG (EXT)	STRK (INH)	VECT (INH)	COM (EXT)	LSR (EXT)	PULX (INH)	ROR (EXT)	ASR (EXT)	ASL (EXT)	ROL (EXT)	DEC (EXT)	STAG D (DIR)	INC (EXT)	TST (EXT)	JMP (EXT)	CLR (EXT)
8_	SUB A (IMM)	CMP A (IMM)	SBC A (IMM)	STAG X (IDX)	AND A (IMM)	BIT A (IMM)	LDA A (IMM)	ADDG D (DIR)	EOR A (IMM)	ADC A (IMM)	ORA A (IMM)	ADD A (IMM)	CPX A (IMM)	BSR (REL)	LDS (IMM)	ADDG X (IDX)
9_	SUB A (DIR)	CMP A (DIR)	SBC A (DIR)	SUBD G (DIR)	AND A (DIR)	BIT A (DIR)	LDA A (DIR)	STA A (DIR)	EOR A (DIR)	ADC A (DIR)	ORA A (DIR)	ADD A (DIR)	CPX A (DIR)	SUBD X (IDX)	LDS (DIR)	STS (DIR)
A_	SUB A (IDX)	CMP A (IDX)	SBC A (IDX)	INXSTX (DIR)	AND A (IDX)	BIT A (IDX)	LDA A (IDX)	STA A (IDX)	EOR A (IDX)	ADC A (IDX)	ORA A (IDX)	ADD A (IDX)	CPX A (IDX)	JSR (IDX)	LDS (IDX)	STS (IDX)
B_	SUB A (EXT)	CMP A (EXT)	SBC A (EXT)	LDAG (EXT)	AND A (EXT)	BIT A (EXT)	LDA A (EXT)	STA A (EXT)	EOR A (EXT)	ADC A (EXT)	ORA A (EXT)	ADD A (EXT)	CPX A (EXT)	JSR (EXT)	LDS (EXT)	STS (EXT)
C_	SUB B (IMM)	CMP B (IMM)	SBC B (IMM)	STAG (EXT)	AND B (IMM)	BIT B (IMM)	LDA B (IMM)	C7-ESC	EOR B (IMM)	ADC B (IMM)	ORA B (IMM)	ADD B (IMM)	ADAX (INH)	WAGDX (INH)	LDX (IMM)	
D_	SUB B (DIR)	CMP B (DIR)	SBC B (DIR)	LDAG I (EXT)	AND B (DIR)	BIT B (DIR)	LDA B (DIR)	STA B (DIR)	EOR B (DIR)	ADC B (DIR)	ORA B (DIR)	ADD B (DIR)	SBUG (INH)	CBUG (INH)	LDX (DIR)	STX (DIR)
E_	SUB B (IDX)	CMP B (IDX)	SBC B (IDX)	MOVL R (INH)	AND B (IDX)	BIT B (IDX)	LDA B (IDX)	STA B (IDX)	EOR B (IDX)	ADC B (IDX)	ORA B (IDX)	ADD B (IDX)	MOVRL (INH)	WADX (EXTI)	LDX (IDX)	STX (IDX)
F_	SUB B (EXT)	CMP B (EXT)	SBC B (EXT)	CPCH (INH)	AND B (EXT)	BIT B (EXT)	LDA B (EXT)	STA B (EXT)	EOR B (EXT)	ADC B (EXT)	ORA B (EXT)	ADD B (EXT)	FC-ESC	PCH (IMM)	LDX (EXT)	STX (EXT)
FC_	PSHG (INH)	PULG (INH)	ADDG I (EXTI)	ADDG (EXT)	SUBG I (EXTI)	SUBG (EXT)	CMPGX (INH)	CMPSYM (INH)	LDAGX (INH)	STAGX (INH)						
C7_	TGX (INH)	TXG (INH)	CLRGH (INH)	IFLOAT (INH)	FIXRND (INH)	TMULT (INH)	BUFIN (INH)	BUFOUT (INH)	SEABNK (INH)	DEVIN (INH)	DEVOUT (INH)					

Abbreviations:

4052/4054 and 4052A/4054A Addressing modes (same as 6800):

ACC - Accumulator

In accumulator addressing, either accumulator A or accumulator B is specified. These are 1- byte instructions.

Ex: ABA adds the contents of accumulators and stores the result in accumulator A

IMM - Immediate

In immediate addressing, operand is located immediately after the opcode in the second byte of the instruction in program memory (except LDS and LDX where the operand is in the second and third bytes of the instruction). These are 2-byte or 3-byte instructions.

Ex: LDAA #\$25 loads the number (25)_H into accumulator A

DIR - Direct

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes of the memory, i.e, locations 0 through 255. Enhanced execution times are achieved by storing data in these locations. These are 2-byte instructions.

Ex: LDAA \$25 loads the contents of the memory address (25)_H into accumulator A

EXT - Extended

In extended addressing, the address contained in the second byte of the instruction is used as the higher eight bits of the address of the operand. The third byte of the instruction is used as the lower eight bits of the address for the operand. This is an absolute address in the memory. These are 3-byte instructions.

Ex: LDAA \$1000 loads the contents of the memory address (1000)_H into accumulator A

IDX - Indexed

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are 2-byte instructions.

Ex: LDX #\$1000 or LDAA \$10,X

Initially, LDX #\$1000 instruction loads 1000_H to the index register (X) using immediate addressing. Then LDAA \$10,X instruction, using indexed addressing, loads the contents of memory address (10)_H + X = 1010_H into accumulator A.

INH - Implied (Inherent)

In the implied addressing mode, the instruction gives the address inherently (i.e., stack pointer, index register, etc.). Inherent instructions are used when no operands need to be fetched. These are 1-byte instructions.

Ex: INX increases the contents of the Index register by one. The address information is "inherent" in the instruction itself.

INCA increases the contents of the accumulator A by one.

DECB decreases the contents of the accumulator B by one.

REL - Relative

The relative addressing mode is used with most of the branching instructions on the 6802 microprocessor. The first byte of the instruction is the opcode. The second byte of the instruction is called the *offset*. The offset is interpreted as a *signed 7-bit number*. If the MSB (most significant bit) of the offset is 0, the number is positive, which indicates a forward branch. If the MSB of the offset is 1, the number is negative, which indicates a backward branch. This allows the user to address data in a range of -126 to +129 bytes of the present instruction. These are 2-byte instructions.

Ex:

PC	Hex Label	Instruction
0009	2004	BRA 0FH

Data Space - A 0x0000-FFFF 56KB of DRAM + 8KB of DATA ROM

Fetch Space - B 0x0000-FFFF 48KB of BASIC ROM at 0x4000-0xFFFF plus 16KB of bank switched BASIC or option ROM Pack at 0x0000

6800, 4052/4054 &A and 4052A/4054A only registers:

- **ACCA** Accumulator A
 - **Extended to 16-bits**
 - **ACCA is low order 8 bits**
- **ACCG is 16-bit extension of A where A is low order 8-bits**
- **ACCB** Accumulator B
 - **Extended to 16-bits**
 - **ACCB is low order 8 bits**
- **ACCX is Accumulator ACCA or ACCB**
- **X** Index register (**XH** and **XL**)
- **PC** Program Counter (**PCH** and **PCL**)
- **SP** Stack Pointer (**SPH** and **SPL**)
- **CC** Status register

CC status register:

- | | |
|-------|--|
| Bit 0 | C Carry/Borrow status |
| Bit 1 | V Two's complement / overflow indicator |
| Bit 2 | Z Zero status |
| Bit 3 | N Sign/Negative status |
| Bit 4 | I Interrupt Mask status |
| Bit 5 | H Half carry |
| Bit 6 | D Data Space Indicator (1 → A) |
| Bit 7 | F Fetch Space Indicator (1 → B) |

Symbols in the STATUSES column:

- **(blank)** operation does not affect status
- **x** operation affects status
- **0** flag is cleared by the operation
- **1** flag is set by the operation

data8 8-bit immediate data

data16 16-bit immediate data

addr8 8-bit direct address

addr16 16-bit extended address

disp 8-bit signed address displacement

(HI) bits 15-8 from 16bit value

(LO) bits 7-0 from 16bit value

[...] content of ...

[[...]] implied addressing (content of [content of ...])

Λ Logical AND

V Logical OR

∨ Logical Exclusive-OR

← Data is transferred in the direction of the arrow




Figure 1- 4052/4054 and 4052A/4054A Registers

6800 OP CODE DETAILS

MNEMO	SYNTAX	MODE	BYTES	CODE	CYCLES	C	Z	S	O	A _c	I	SYMBOLIC OPERATION	DESCRIPTION
ABA	ABA	<u>ACC</u>	1	\$1B	2	x	x	x	x	x	-	$[A] \leftarrow [A] + [B]$	Add <u>B</u> to <u>A</u>
ADC	ADC <u>A</u> # <u>data8</u>	<u>IMM</u>	2	\$89	2	x	x	x	x	x	-	$[A] \leftarrow [A] + \text{data8} + C$	Add contents of Memory + Carry Flag to Accumulator
	ADC <u>A</u> <u>addr8</u>	<u>DIR</u>	2	\$99	3							$[A] \leftarrow [A] + [\text{addr8}] + C$	
	ADC <u>A</u> <u>data8,X</u>	<u>IDX</u>	2	\$A9	5							$[A] \leftarrow [A] + [\text{data8} + [X]] + C$	
	ADC <u>A</u> <u>addr16</u>	<u>EXT</u>	3	\$B9	4							$[A] \leftarrow [A] + [\text{addr16}] + C$	
	ADC <u>B</u> # <u>data8</u>	<u>IMM</u>	2	\$C9	2							$[B] \leftarrow [B] + \text{data8} + C$	
	ADC <u>B</u> <u>addr8</u>	<u>DIR</u>	2	\$D9	3							$[B] \leftarrow [B] + [\text{addr8}] + C$	
	ADC <u>B</u> <u>data8,X</u>	<u>IDX</u>	2	\$E9	5							$[B] \leftarrow [B] + [\text{data8} + [X]] + C$	
	ADC <u>B</u> <u>addr16</u>	<u>EXT</u>	3	\$F9	4							$[B] \leftarrow [B] + [\text{addr16}] + C$	
ADD	ADD <u>A</u> # <u>data8</u>	<u>IMM</u>	2	\$8B	2	x	x	x	x	x	-	$[A] \leftarrow [A] + \text{data8}$	Add Memory contents to the Accumulator
	ADD <u>A</u> <u>addr8</u>	<u>DIR</u>	2	\$9B	3							$[A] \leftarrow [A] + [\text{addr8}]$	
	ADD <u>A</u> <u>data8,X</u>	<u>IDX</u>	2	\$AB	5							$[A] \leftarrow [A] + [\text{data8} + [X]]$	

	ADD <u>A</u> <u>addr16</u>	<u>EXT</u>	3	\$BB	4												$[A] \leftarrow [A] + [\text{addr16}]$	
	ADD <u>B</u> <u>#data8</u>	<u>IMM</u>	2	\$CB	2												$[B] \leftarrow [B] + \text{data8}$	
	ADD <u>B</u> <u>addr8</u>	<u>DIR</u>	2	\$DB	3												$[B] \leftarrow [B] + [\text{addr8}]$	
	ADD <u>B</u> <u>data8,X</u>	<u>IDX</u>	2	\$EB	5												$[B] \leftarrow [B] + [\text{data8} + [X]]$	
	ADD <u>B</u> <u>addr16</u>	<u>EXT</u>	3	\$FB	4												$[B] \leftarrow [B] + [\text{addr16}]$	
AND	AND <u>A</u> <u>#data8</u>	<u>IMM</u>	2	\$84	2	-	x	x	0	-	-						$[A] \leftarrow [A] \wedge \text{data8}$	Memory contents AND the Accumulator to the Accumulator
	AND <u>A</u> <u>addr8</u>	<u>DIR</u>	2	\$94	3												$[A] \leftarrow [A] \wedge [\text{addr8}]$	
	AND <u>A</u> <u>data8,X</u>	<u>IDX</u>	2	\$A4	5												$[A] \leftarrow [A] \wedge [\text{data8} + [X]]$	
	AND <u>A</u> <u>addr16</u>	<u>EXT</u>	3	\$B4	4												$[A] \leftarrow [A] \wedge [\text{addr16}]$	
	AND <u>B</u> <u>#data8</u>	<u>IMM</u>	2	\$C4	2												$[B] \leftarrow [B] \wedge \text{data8}$	
	AND <u>B</u> <u>addr8</u>	<u>DIR</u>	2	\$D4	3												$[B] \leftarrow [B] \wedge [\text{addr8}]$	
	AND <u>B</u> <u>data8,X</u>	<u>IDX</u>	2	\$E4	5												$[B] \leftarrow [B] \wedge [\text{data8} + [X]]$	
	AND <u>B</u> <u>addr16</u>	<u>EXT</u>	3	\$F4	4												$[B] \leftarrow [B] \wedge [\text{addr16}]$	
ASL	ASL <u>A</u>	<u>ACC</u>	1	\$48	2	x	x	x	x	-	-							

	ASL <u>B</u>	<u>ACC</u>	1	\$58	2										C ← 76543210 ← 0	Arithmetic Shift Left. Bit 0 is set to 0. (multiplying by two)
	ASL <u>data8,X</u>	<u>IDX</u>	2	\$68	7											
	ASL <u>addr16</u>	<u>EXT</u>	3	\$78	6											
ASR	ASR <u>A</u>	<u>ACC</u>	1	\$47	2	x	x	x	x	-	-				76543210 → C	Arithmetic Shift Right. Bit 7 stays the same.
	ASR <u>B</u>	<u>ACC</u>	1	\$57	2											
	ASR <u>data8,X</u>	<u>IDX</u>	2	\$67	7											
	ASR <u>addr16</u>	<u>EXT</u>	3	\$77	6											
BCC	BCC <u>disp</u>	<u>REL</u>	2	\$24	4	-	-	-	-	-	-				(C == 0) ? {[PC] ← [PC] + <u>disp</u> + 2}	Branch if carry clear
BCS	BCS <u>disp</u>	<u>REL</u>	2	\$25	4	-	-	-	-	-	-				(C == 1) ? {[PC] ← [PC] + <u>disp</u> + 2}	Branch if carry set
BEQ	BEQ <u>disp</u>	<u>REL</u>	2	\$27	4	-	-	-	-	-	-				(Z == 1) ? {[PC] ← [PC] + <u>disp</u> + 2}	Branch if equal to zero
BGE	BGE <u>disp</u>	<u>REL</u>	2	\$2C	4	-	-	-	-	-	-				(S ∨ O == 0) ? {[PC] ← [PC] + <u>disp</u> + 2}	Branch if greater than or equal to zero
BGT	BGT <u>disp</u>	<u>REL</u>	2	\$2E	4	-	-	-	-	-	-				(Z ∨ (S ∨ O) == 0) ? {[PC] ← [PC] + <u>disp</u> + 2}	Branch if greater than zero

BHI	BHI <u>disp</u>	<u>REL</u>	2	\$22	4	-	-	-	-	-	-	(C \vee Z == 0) ? {[PC] \leftarrow [PC] + <u>disp</u> + 2}	Branch if Accumulator contents higher than comparand
BIT	BIT <u>A</u> # <u>data8</u>	<u>IMM</u>	2	\$85	2	-	x	x	0	-	-	[A] \wedge <u>data8</u>	Memory contents AND the Accumulator, but only Status register is affected.
	BIT <u>A</u> <u>addr8</u>	<u>DIR</u>	2	\$95	3							[A] \wedge [<u>addr8</u>]	
	BIT <u>A</u> <u>data8,X</u>	<u>IDX</u>	2	\$A5	5							[A] \wedge [<u>data8</u> + [X]]	
	BIT <u>A</u> <u>addr16</u>	<u>EXT</u>	3	\$B5	4							[A] \wedge [<u>addr16</u>]	
	BIT <u>B</u> # <u>data8</u>	<u>IMM</u>	2	\$C5	2							[B] \wedge <u>data8</u>	
	BIT <u>B</u> <u>addr8</u>	<u>DIR</u>	2	\$D5	3							[B] \wedge [<u>addr8</u>]	
	BIT <u>B</u> <u>data8,X</u>	<u>IDX</u>	2	\$E5	5							[B] \wedge [<u>data8</u> + [X]]	
	BIT <u>B</u> <u>addr16</u>	<u>EXT</u>	3	\$F5	4							[B] \wedge [<u>addr16</u>]	
BLE	BLE <u>disp</u>	<u>REL</u>	2	\$2F	4	-	-	-	-	-	-	(Z \vee (S \vee O) == 1) ? {[PC] \leftarrow [PC] + <u>disp</u> + 2}	Branch if less than or equal to zero
BLS	BLS <u>disp</u>	<u>REL</u>	2	\$23	4	-	-	-	-	-	-	(C \vee Z == 1) ? {[PC] \leftarrow [PC] + <u>disp</u> + 2}	Branch if Accumulator contents less than or same as comparand
BLT	BLT <u>disp</u>	<u>REL</u>	2	\$2D	4	-	-	-	-	-	-	(S \vee O == 1) ? {[PC] \leftarrow [PC] + <u>disp</u> + 2}	Branch if less than zero

BMI	BMI <u>disp</u>	<u>REL</u>	2	\$2B	4	-	-	-	-	-	-	(S == 1) ? {[PC] ← [PC] + <u>disp</u> + 2}	Branch if minus
BNE	BNE <u>disp</u>	<u>REL</u>	2	\$26	4	-	-	-	-	-	-	(Z == 0) ? {[PC] ← [PC] + <u>disp</u> + 2}	Branch if not equal to zero
BPL	BPL <u>disp</u>	<u>REL</u>	2	\$2A	4	-	-	-	-	-	-	(S == 0) ? {[PC] ← [PC] + <u>disp</u> + 2}	Branch if plus
BRA	BRA <u>disp</u>	<u>REL</u>	2	\$20	4	-	-	-	-	-	-	[PC] ← [PC] + <u>disp</u> + 2	Unconditional branch relative to present Program Counter contents.
BSR	BSR <u>disp</u>	<u>REL</u>	2	\$8D	8	-	-	-	-	-	-	[SP] ← [PC(LO)], [SP] - 1 ← [PC(HI)], [SP] ← [SP] - 2, [PC] ← [PC] + <u>disp</u> + 2	Unconditional branch to subroutine located relative to present Program Counter contents.
BVC	BVC <u>disp</u>	<u>REL</u>	2	\$28	4	-	-	-	-	-	-	(O == 0) ? {[PC] ← [PC] + <u>disp</u> + 2}	Branch if overflow clear
BVS	BVS <u>disp</u>	<u>REL</u>	2	\$29	4	-	-	-	-	-	-	(O == 1) ? {[PC] ← [PC] + <u>disp</u> + 2}	Branch if overflow set
CBA	CBA	<u>INH</u>	1	\$11	2	x	x	x	x	-	-	[A] - [B]	Compare contents of Accumulators <u>A</u> and <u>B</u> . Only the Status register is affected.
CLC	CLC	<u>INH</u>	1	\$0C	2	0	-	-	-	-	-	C ← 0	Clear the Carry Flag

CLI	CLI	<u>INH</u>	1	\$0E	2	-	-	-	-	-	0	$I \leftarrow 0$	Clear the Interrupt flag to enable interrupts
CLR	CLR <u>A</u>	<u>ACC</u>	1	\$4F	2	0	1	0	0	-	-	$[A] \leftarrow 0$	Clear the Accumulator
	CLR <u>B</u>	<u>ACC</u>	1	\$5F	2							$[B] \leftarrow 0$	
	CLR <u>data8,X</u>	<u>IDX</u>	2	\$6F	7							$[data8 + [X]] \leftarrow 0$	Clear the Memory location
	CLR <u>addr16</u>	<u>EXT</u>	3	\$7F	6							$[addr16] \leftarrow 0$	
CLV	CLV	<u>INH</u>	1	\$0A	2	-	-	-	0	-	-	$O \leftarrow 0$	Clear the Overflow flag
CMP	CMP <u>A #data8</u>	<u>IMM</u>	2	\$81	2	x	x	x	x	-	-	$[A] - data8$	Compare the contents of Memory and Accumulator. Only the Status register is affected.
	CMP <u>A addr8</u>	<u>DIR</u>	2	\$91	3							$[A] - [addr8]$	
	CMP <u>A data8,X</u>	<u>IDX</u>	2	\$A1	5							$[A] - [data8 + [X]]$	
	CMP <u>A addr16</u>	<u>EXT</u>	3	\$B1	4							$[A] - [addr16]$	
	CMP <u>B #data8</u>	<u>IMM</u>	2	\$C1	2							$[B] - data8$	
	CMP <u>B addr8</u>	<u>DIR</u>	2	\$D1	3							$[B] - [addr8]$	
	CMP <u>B data8,X</u>	<u>IDX</u>	2	\$E1	5							$[B] - [data8 + [X]]$	
	CMP <u>B addr16</u>	<u>EXT</u>	3	\$F1	4							$[B] - [addr16]$	

COM	COM <u>A</u>	<u>ACC</u>	1	\$43	2	1	x	x	0	-	-	$[A] \leftarrow \$FF - [A]$	Complement the Accumulator
	COM <u>B</u>	<u>ACC</u>	1	\$53	2							$[B] \leftarrow \$FF - [B]$	
	COM <u>data8,X</u>	<u>IDX</u>	2	\$63	7							$[data8 + [X]] \leftarrow \$FF - [data8 + [X]]$	Complement the Memory Location
	COM <u>addr16</u>	<u>EXT</u>	3	\$73	6							$[addr16] \leftarrow \$FF - [addr16]$	
CPX	CPX <u>addr8</u>	<u>DIR</u>	2	\$9C	4	-	x	x	x	-	-	$[X(HI)] - [addr8],$ $[X(LO)] - [addr8 + 1]$	Compare the contents of Memory to the Index Register <u>X</u>
	CPX <u>data8,X</u>	<u>IDX</u>	2	\$AC	6							$[X(HI)] - [data8 + [X]],$ $[X(LO)] - [data8 + [X] + 1]$	
	CPX <u>#data16</u>	<u>IMM</u>	3	\$8C	3							$[X(HI)] - data16(HI),$ $[X(LO)] - data16(LO)$	
	CPX <u>addr16</u>	<u>EXT</u>	3	\$BC	5							$[X(HI)] - [addr16(HI)],$ $[X(LO)] - [addr16(LO)]$	
DAA	DAA	<u>INH</u>	1	\$19	2	x	x	x	x	-	-		Decimal Adjust Accumulator <u>A</u>
DEC	DEC <u>A</u>	<u>ACC</u>	1	\$4A	2	-	x	x	x	-	-	$[A] \leftarrow [A] - 1$	Decrement the Accumulator
	DEC <u>B</u>	<u>ACC</u>	1	\$5A	2							$[B] \leftarrow [B] - 1$	

	DEC <u>data8,X</u>	<u>IDX</u>	2	\$6A	7							$[\text{data8} + \text{X}] \leftarrow [\text{data8} + \text{X}] - 1$	Decrement the Memory Location
	DEC <u>addr16</u>	<u>EXT</u>	3	\$7A	6							$[\text{addr16}] \leftarrow [\text{addr16}] - 1$	
DES	DES	<u>INH</u>	1	\$34	4	-	-	-	-	-	-	$[\text{SP}] \leftarrow [\text{SP}] - 1$	Decrement the Stack Pointer
DEX	DEX	<u>INH</u>	1	\$09	4	-	x	-	-	-	-	$[\text{X}] \leftarrow [\text{X}] - 1$	Decrement the Index Register <u>X</u>
EOR	EOR <u>A #data8</u>	<u>IMM</u>	2	\$88	2							$[\text{A}] \leftarrow [\text{A}] \vee \text{data8}$	Memory contents EXCLUSIVE OR the Accumulator
	EOR <u>A addr8</u>	<u>DIR</u>	2	\$98	3							$[\text{A}] \leftarrow [\text{A}] \vee [\text{addr8}]$	
	EOR <u>A data8,X</u>	<u>IDX</u>	2	\$A8	5							$[\text{A}] \leftarrow [\text{A}] \vee [\text{data8} + \text{X}]$	
	EOR <u>A addr16</u>	<u>EXT</u>	3	\$B8	4							$[\text{A}] \leftarrow [\text{A}] \vee [\text{addr16}]$	
	EOR <u>B #data8</u>	<u>IMM</u>	2	\$C8	2	-	x	x	0	-	-	$[\text{B}] \leftarrow [\text{B}] \vee \text{data8}$	
	EOR <u>B addr8</u>	<u>DIR</u>	2	\$D8	3							$[\text{B}] \leftarrow [\text{B}] \vee [\text{addr8}]$	
	EOR <u>B data8,X</u>	<u>IDX</u>	2	\$E8	5							$[\text{B}] \leftarrow [\text{B}] \vee [\text{data8} + \text{X}]$	
	EOR <u>B addr16</u>	<u>EXT</u>	3	\$F8	4							$[\text{B}] \leftarrow [\text{B}] \vee [\text{addr16}]$	
INC	INC <u>A</u>	<u>ACC</u>	1	\$4C	2	-	x	x	x	-	-	$[\text{A}] \leftarrow [\text{A}] + 1$	Increment the Accumulator

	INC <u>B</u>	<u>ACC</u>	1	\$5C	2							$[B] \leftarrow [B] + 1$	Increment the Memory Location
	INC <u>data8,X</u>	<u>IDX</u>	2	\$6C	7							$[data8 + [X]] \leftarrow [data8 + [X]] + 1$	
	INC <u>addr16</u>	<u>EXT</u>	3	\$7C	6							$[addr16] \leftarrow [addr16] + 1$	
INS	INS	<u>INH</u>	1	\$31	4	-	-	-	-	-	-	$[SP] \leftarrow [SP] + 1$	Increment the Stack Pointer
INX	INX	<u>INH</u>	1	\$08	4	-	x	-	-	-	-	$[X] \leftarrow [X] + 1$	Increment the Index Register <u>X</u>
JMP	JMP <u>data8,X</u>	<u>IDX</u>	2	\$6E	4							$[PC] \leftarrow data8 + [X]$	Jump
	JMP <u>addr16</u>	<u>EXT</u>	3	\$7E	3	-	-	-	-	-	-	$[PC] \leftarrow addr16$	
JSR	JSR <u>data8,X</u>	<u>IDX</u>	2	\$AD	8							$[SP] \leftarrow [PC(LO)],$ $[SP - 1] \leftarrow [PC(HI)],$ $[SP] \leftarrow [SP] - 2,$ $[PC] \leftarrow data8 + [X]$	Jump to Subroutine
	JSR <u>addr16</u>	<u>EXT</u>	3	\$BD	9	-	-	-	-	-	-	$[SP] \leftarrow [PC(LO)],$ $[SP - 1] \leftarrow [PC(HI)],$ $[SP] \leftarrow [SP] - 2,$ $[PC] \leftarrow addr16$	
LDA	LDA A <u>#data8</u>	<u>IMM</u>	2	\$86	2							$[A] \leftarrow data8$	Load Accumulator from Memory
	LDA A <u>addr8</u>	<u>DIR</u>	2	\$96	3	-	x	x	0	-	-	$[A] \leftarrow [addr8]$	

	LDA <u>A</u> <u>data8,X</u>	<u>IDX</u>	2	\$A6	5							[A] \leftarrow [data8 + [X]]	
	LDA <u>A</u> <u>addr16</u>	<u>EXT</u>	3	\$B6	4							[A] \leftarrow [addr16]	
	LDA <u>B</u> <u>#data8</u>	<u>IMM</u>	2	\$C6	2							[B] \leftarrow data8	
	LDA <u>B</u> <u>addr8</u>	<u>DIR</u>	2	\$D6	3							[B] \leftarrow [addr8]	
	LDA <u>B</u> <u>data8,X</u>	<u>IDX</u>	2	\$E6	5							[B] \leftarrow [data8 + [X]]	
	LDA <u>B</u> <u>addr16</u>	<u>EXT</u>	3	\$F6	4							[B] \leftarrow [addr16]	
LDS	LDS <u>addr8</u>	<u>DIR</u>	2	\$9E	4	-	x	x	0	-	-	[SP(HI)] \leftarrow [addr8], [SP(LO)] \leftarrow [addr8 + 1]	Load the Stack Pointer
	LDS <u>data8,X</u>	<u>IDX</u>	2	\$AE	6							[SP(HI)] \leftarrow [data8 + [X]], [SP(LO)] \leftarrow [data8 + [X] + 1]	
	LDS <u>#data16</u>	<u>IMM</u>	3	\$8E	3							[SP(HI)] \leftarrow data16(HI), [SP(LO)] \leftarrow data16(LO)	
	LDS <u>addr16</u>	<u>EXT</u>	3	\$BE	5							[SP(HI)] \leftarrow [addr16(HI)], [SP(LO)] \leftarrow [addr16(LO)]	
LDX	LDX <u>addr8</u>	<u>DIR</u>	2	\$DE	4	-	x	x	0	-	-	[X(HI)] \leftarrow [addr8], [X(LO)] \leftarrow [addr8 + 1]	Load the Index Register
	LDX <u>data8,X</u>	<u>IDX</u>	2	\$EE	6							[X(HI)] \leftarrow [data8 + [X]], [X(LO)] \leftarrow [data8 + [X] + 1]	

	LDX # <u>data16</u>	<u>IMM</u>	3	\$CE	3											$[X(HI)] \leftarrow \text{data16}(HI),$ $[X(LO)] \leftarrow \text{data16}(LO)$	
	LDX <u>addr16</u>	<u>EXT</u>	3	\$FE	5											$[X(HI)] \leftarrow [\text{addr16}(HI)],$ $[X(LO)] \leftarrow [\text{addr16}(LO)]$	
LSR	LSR <u>A</u>	<u>ACC</u>	1	\$44	2												Logical Shift Right. Bit 7 is set to 0. (dividing by two)
	LSR <u>B</u>	<u>ACC</u>	1	\$54	2												
	LSR <u>data8,X</u>	<u>IDX</u>	2	\$64	7	x	x	0	x	-	-	0	→	76543210	→ C		
	LSR <u>addr16</u>	<u>EXT</u>	3	\$74	6												
NEG	NEG <u>A</u>	<u>ACC</u>	1	\$40	2											$[A] \leftarrow 0 - [A]$	Negate the Accumulator
	NEG <u>B</u>	<u>ACC</u>	1	\$50	2											$[B] \leftarrow 0 - [B]$	
	NEG <u>data8,X</u>	<u>IDX</u>	2	\$60	7	x	x	x	x	-	-					$[\text{data8} + [X]] \leftarrow 0 - [\text{data8} + [X]]$	Negate the Memory Location
	NEG <u>addr16</u>	<u>EXT</u>	3	\$70	6											$[\text{addr16}] \leftarrow 0 - [\text{addr16}]$	
NOP	NOP	<u>INH</u>	1	\$01	2	-	-	-	-	-	-						No Operation
ORA	ORA <u>A #data8</u>	<u>IMM</u>	2	\$8A	2											$[A] \leftarrow [A] \vee \text{data8}$	OR the Accumulator
	ORA <u>A addr8</u>	<u>DIR</u>	2	\$9A	3	-	x	x	0	-	-					$[A] \leftarrow [A] \vee [\text{addr8}]$	

	ROL <u>addr16</u>	<u>EXT</u>	3	\$79	6											
ROR	ROR <u>A</u>	<u>ACC</u>	1	\$46	2	x	x	x	x	-	-	C → 76543210 → C	Rotate right through Carry.			
	ROR <u>B</u>	<u>ACC</u>	1	\$56	2											
	ROR <u>data8,X</u>	<u>IDX</u>	2	\$66	7											
	ROR <u>addr16</u>	<u>EXT</u>	3	\$76	6											
RTI	RTI	<u>INH</u>	1	\$3B	10	x	x	x	x	x	x	<u>[SR]</u> ← <u>[SP]</u> + 1, <u>[B]</u> ← <u>[SP]</u> + 2, <u>[A]</u> ← <u>[SP]</u> + 3, <u>[X(HI)]</u> ← <u>[SP]</u> + 4, <u>[X(LO)]</u> ← <u>[SP]</u> + 5, <u>[PC(HI)]</u> ← <u>[SP]</u> + 6, <u>[PC(LO)]</u> ← <u>[SP]</u> + 7, <u>[SP]</u> ← <u>[SP]</u> + 7	Return from interrupt. Put registers from Stack and increment Stack Pointer.			
RTS	RTS	<u>INH</u>	1	\$39	5	-	-	-	-	-	-	<u>[PC(HI)]</u> ← <u>[SP]</u> + 1, <u>[PC(LO)]</u> ← <u>[SP]</u> + 2, <u>[SP]</u> ← <u>[SP]</u> + 2	Return from subroutine. Pull <u>PC</u> from top of Stack and increment Stack Pointer.			
SBA	SBA	<u>INH</u>	1	\$10	2	x	x	x	x	-	-	<u>[A]</u> ← <u>[A]</u> - <u>[B]</u>	Subtract contents of Accumulator <u>B</u> from those of Accumulator <u>A</u> .			
SBC	SBC <u>A #data8</u>	<u>IMM</u>	2	\$82	2	x	x	x	x	-	-	<u>[A]</u> ← <u>[A]</u> - <u>data8</u> - C	Subtract Mem and Carry Flag from Accumulator			
	SBC <u>A addr8</u>	<u>DIR</u>	2	\$92	3							<u>[A]</u> ← <u>[A]</u> - <u>[addr8]</u> - C				

	SBC <u>A</u> <u>data8,X</u>	<u>IDX</u>	2	\$A2	5											$[A] \leftarrow [A] - [\text{data8} + [X]] - C$	
	SBC <u>A</u> <u>addr16</u>	<u>EXT</u>	3	\$B2	4											$[A] \leftarrow [A] - [\text{addr16}] - C$	
	SBC <u>B</u> <u>#data8</u>	<u>IMM</u>	2	\$C2	2											$[B] \leftarrow [B] - \text{data8} - C$	
	SBC <u>B</u> <u>addr8</u>	<u>DIR</u>	2	\$D2	3											$[B] \leftarrow [B] - [\text{addr8}] - C$	
	SBC <u>B</u> <u>data8,X</u>	<u>IDX</u>	2	\$E2	5											$[B] \leftarrow [B] - [\text{data8} + [X]] - C$	
	SBC <u>B</u> <u>addr16</u>	<u>EXT</u>	3	\$F2	4											$[B] \leftarrow [B] - [\text{addr16}] - C$	
SEC	SEC	<u>INH</u>	1	\$0D	2	1	-	-	-	-	-	-	-	-	-	$C \leftarrow 1$	Set the Carry Flag
SEI	SEI	<u>INH</u>	1	\$0F	2	-	-	-	-	-	-	1	-	-	-	$I \leftarrow 1$	Set the Interrupt Flag to disable interrupts
SEV	SEV	<u>INH</u>	1	\$0B	2	-	-	-	1	-	-	-	-	-	-	$O \leftarrow 1$	Set the Overflow Flag
STA	STA <u>A</u> <u>addr8</u>	<u>DIR</u>	2	\$97	4											$[\text{addr8}] \leftarrow [A]$	Store Accumulator in Memory
	STA <u>A</u> <u>data8,X</u>	<u>IDX</u>	2	\$A7	6											$[\text{data8} + [X]] \leftarrow [A]$	
	STA <u>A</u> <u>addr16</u>	<u>EXT</u>	3	\$B7	5											$[\text{addr16}] \leftarrow [A]$	
	STA <u>B</u> <u>addr8</u>	<u>DIR</u>	2	\$D7	4											$[\text{addr8}] \leftarrow [B]$	
	STA <u>B</u> <u>data8,X</u>	<u>IDX</u>	2	\$E7	6											$[\text{data8} + [X]] \leftarrow [B]$	

	STA <u>B</u> <u>addr16</u>	<u>EXT</u>	3	\$F7	5											$[\text{addr16}] \leftarrow [B]$	
STS	STS <u>addr8</u>	<u>DIR</u>	2	\$9F	5	-	x	x	0	-	-					$[\text{addr8}] \leftarrow [\text{SP(HI)}],$ $[\text{addr8} + 1] \leftarrow [\text{SP(LO)}]$	Store the Stack Pointer
	STS <u>data8,X</u>	<u>IDX</u>	2	\$AF	7											$[\text{data8} + [X]] \leftarrow [\text{SP(HI)}],$ $[\text{data8} + [X] + 1] \leftarrow [\text{SP(LO)}]$	
	STS <u>addr16</u>	<u>EXT</u>	3	\$BF	6											$[\text{addr16(HI)}] \leftarrow [\text{SP(HI)}],$ $[\text{addr16(LO)}] \leftarrow [\text{SP(LO)}]$	
STX	STX <u>addr8</u>	<u>DIR</u>	2	\$DF	5	-	x	x	0	-	-					$[\text{addr8}] \leftarrow [X(\text{HI})],$ $[\text{addr8} + 1] \leftarrow [X(\text{LO})]$	Store the Index Register <u>X</u>
	STX <u>data8,X</u>	<u>IDX</u>	2	\$EF	7											$[\text{data8} + [X]] \leftarrow [X(\text{HI})],$ $[\text{data8} + [X] + 1] \leftarrow [X(\text{LO})]$	
	STX <u>addr16</u>	<u>EXT</u>	3	\$FF	6											$[\text{addr16(HI)}] \leftarrow [X(\text{HI})],$ $[\text{addr16(LO)}] \leftarrow [X(\text{LO})]$	
SUB	SUB <u>A</u> <u>#data8</u>	<u>IMM</u>	2	\$80	2	x	x	x	x	-	-					$[A] \leftarrow [A] - \text{data8}$	Subtract Memory contents from Accumulator
	SUB <u>A</u> <u>addr8</u>	<u>DIR</u>	2	\$90	3											$[A] \leftarrow [A] - [\text{addr8}]$	
	SUB <u>A</u> <u>data8,X</u>	<u>IDX</u>	2	\$A0	5											$[A] \leftarrow [A] - [\text{data8} + [X]]$	
	SUB <u>A</u> <u>addr16</u>	<u>EXT</u>	3	\$B0	4											$[A] \leftarrow [A] - [\text{addr16}]$	
	SUB <u>B</u> <u>#data8</u>	<u>IMM</u>	2	\$C0	2											$[B] \leftarrow [B] - \text{data8}$	

	SUB <u>B</u> <u>addr8</u>	<u>DIR</u>	2	\$D0	3							$[B] \leftarrow [B] - [addr8]$	
	SUB <u>B</u> <u>data8,X</u>	<u>IDX</u>	2	\$E0	5							$[B] \leftarrow [B] - [data8 + [X]]$	
	SUB <u>B</u> <u>addr16</u>	<u>EXT</u>	3	\$F0	4							$[B] \leftarrow [B] - [addr16]$	
SWI	SWI	<u>INH</u>	1	\$3F	12	-	-	-	-	-	1	$[SP] \leftarrow [PC(LO)],$ $[SP - 1] \leftarrow [PC(HI)],$ $[SP - 2] \leftarrow [X(LO)],$ $[SP - 3] \leftarrow [X(HI)],$ $[SP - 4] \leftarrow [A],$ $[SP - 5] \leftarrow [B],$ $[SP - 6] \leftarrow [SR],$ $[SP] \leftarrow [SP] - 7,$ $[PC(HI)] \leftarrow [FFFFA],$ $[PC(LO)] \leftarrow [FFFEB]$	Software Interrupt: push registers onto Stack, decrement Stack Pointer, and jump to interrupt subroutine.
TAB	TAB	<u>INH</u>	1	\$16	2	-	x	x	0	-	-	$[B] \leftarrow [A]$	Transfer <u>B</u> to <u>A</u>
TAP	TAP	<u>INH</u>	1	\$06	2	x	x	x	x	x	-	$[SR] \leftarrow [A]$	Transfer <u>A</u> to Status Register
TBA	TBA	<u>INH</u>	1	\$17	2	-	x	x	0	-	-	$[A] \leftarrow [B]$	Transfer <u>B</u> to <u>A</u>
TPA	TPA	<u>INH</u>	1	\$07	2	-	-	-	-	-	-	$[A] \leftarrow [SR]$	Transfer Status Register to <u>A</u>
TST	TST <u>A</u>	<u>ACC</u>	1	\$4D	2							$[A] - 0$	Test the Accumulator
	TST <u>B</u>	<u>ACC</u>	1	\$5D	2	0	x	x	0	-	-	$[B] - 0$	
	TST <u>data8,X</u>	<u>IDX</u>	2	\$6D	7							$[data8 + [X]] - 0$	Test the Memory Location

	TST <u>addr16</u>	<u>EXT</u>	3	\$7D	6											[<u>addr16</u>] - 0	
TSX	TSX	<u>INH</u>	1	\$30	4	-	-	-	-	-	-					[X] \leftarrow [SP] + 1	Move Stack Pointer contents to Index register and increment.
TXS	TXS	<u>INH</u>	1	\$35	4	-	-	-	-	-	-					[SP] \leftarrow [X] - 1	Move Index register contents to Stack Pointer and decrement.
WAI	WAI	<u>INH</u>	1	\$3E	9	-	-	-	-	-	-	1				[SP] \leftarrow [PC(LO)], [SP] - 1 \leftarrow [PC(HI)], [SP] - 2 \leftarrow [X(LO)], [SP] - 3 \leftarrow [X(HI)], [SP] - 4 \leftarrow [A], [SP] - 5 \leftarrow [B], [SP] - 6 \leftarrow [SR], [SP] \leftarrow [SP] - 7	Push registers onto Stack, decrement Stack Pointer, end wait for interrupt. If [I] = 1 when WAI is executed, a non-maskable interrupt is required to exit the Wait state. Otherwise, [I] \leftarrow 1 when the interrupt occurs.