# Tektronix 4052/4054 opcode Decoding table (gray 6800 unused, red 4052/4054 & A, blue 4052A/4054A ONLY, green 6800 16-bit ext A ONLY)

MSB \ LSB	_0	_1	_2	_3	_4	_5	_6	_7	_8	_9	_A	_B	_C	_D	_E	_F
0_	TEST	NOP	NOP	SFA	LDAG D	LDAG X	TAP	TPA	INX	DEX	CLV	SEV	CLC	SEC	CLI	SEI
	(INH)	(INH)	(INH)	(INH)	(DIR)	(DIR)	(INH)	(INH)	(INH)	(INH)	(INH)	(INH)	(INH)	(INH)	(INH)	(INH)
1_	SBA	CBA	TAPX	TPAX	ADXI	ASPI	TAB	TBA	SDA	DAA	LDXX	ABA	LDAX	LDBX	STAX	JMPAX
	(INH)	(INH)	(INH)	(INH)	(IMM)	(IMM)	(INH)	(INH)	(INH)	(INH)	(INH)	(ACC)	(INH)	(INH)	(INH)	(INH)
2_	BRA	SDB	BHI	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	BMI	BGE	BLT	BGT	BLE
	(REL)	(INH)	(REL)	(REL)	(REL)	(REL)	(REL)	(REL)	(REL)	(REL)	(REL)	(REL)	(REL)	(REL)	(REL)	(REL)
3_	TSX	INS	PUL A	PUL B	DES	TXS	PSH A	PSH B	JMPIN	RTS	FPSH	RTI	FPSH X	FPSH	WAI	SWI
	(INH)	(INH)	(ACC)	(ACC)	(INH)	(INH)	(ACC)	(ACC)	(EXT)	(INH)	(DIR)	(INH)	(IDX)	(EXT)	(INH)	(INH)
4_	NEG A (ACC)	FPSH (IMM*)	FPUL (DIR)	COM A (ACC)	LSR A (ACC)	FPUL (IDX)	ROR A (ACC)	ASR A (ACC)	ASL A (ACC)	ROL A (ACC)	DEC A (ACC)	FPUL (EXT)	INC A (ACC)	TST A (ACC)	FDUP (INH)	CLR A (ACC)
5_	NEG B (ACC)	FSWAP (INH)	FADD (INH)	COM B (ACC)	LSR B (ACC)	FSUB (INH)	ROR B (ACC)	ASR B (ACC)	ASL B (ACC)	ROL B (ACC)	DEC B (ACC)	FMUL (INH)	INC B (ACC)	TST B (ACC)	FDIV (INH)	CLR B (ACC)
6_	NEG X	FNRM	PSHRET	COM	LSR	RTRN	ROR	ASR	ASL	ROL	DEC	PSHX	INC	TST	JMP	CLR
	(IDX)	(INH)	(DIR)	(IDX)	(IDX)	(DIR)	(IDX)	(IDX)	(IDX)	(IDX)	(IDX)	(INH)	(IDX)	(IDX)	(IDX)	(IDX)
7_	NEG	STRK	VECT	COM	LSR	PULX	ROR	ASR	ASL	ROL	DEC	STAG	INC	TST	JMP	CLR
	(EXT)	(INH)	(INH)	(EXT)	(EXT)	(INH)	(EXT)	(EXT)	(EXT)	(EXT)	(EXT)	(DIR)	(EXT)	(EXT)	(EXT)	(EXT)
8_	SUB A	CMP A	SBC A	STAG	AND A	BIT A	LDA A	ADDG	EOR A	ADC A	ORA A	ADD A	CPX A	BSR	LDS	ADDG
	(IMM)	(IMM)	(IMM)	(IDX)	(IMM)	(IMM)	(IMM)	(DIR)	(IMM)	(IMM)	(IMM)	(IMM)	(IMM)	(REL)	(IMM)	(IDX)
9_	SUB A	CMP A	SBC A	SUBD	AND A	BIT A	LDA A	STA A	EOR A	ADC A	ORA A	ADD A	CPX A	SUBD	LDS	STS
	(DIR)	(DIR)	(DIR)	(DIR)	(DIR)	(DIR)	(DIR)	(DIR)	(DIR)	(DIR)	(DIR)	(DIR)	(DIR)	(IDX)	(DIR)	(DIR)
A_	SUB A (IDX)	CMP A (IDX)	SBC A (IDX)	INXSTX (DIR)	AND A (IDX)	BIT A (IDX)	LDA A (IDX)	STA A (IDX)	EOR A (IDX)	ADC A (IDX)	ORA A (IDX)	ADD A (IDX)	CPX A (IDX)	JSR (IDX)	LDS (IDX)	STS (IDX)
B_	SUB A	CMP A	SBC A	LDAG	AND A	BIT A	LDA A	STA A	EOR A	ADC A	ORA A	ADD A	CPX A	JSR	LDS	STS
	(EXT)	(EXT)	(EXT)	(EXT)	(EXT)	(EXT)	(EXT)	(EXT)	(EXT)	(EXT)	(EXT)	(EXT)	(EXT)	(EXT)	(EXT)	(EXT)
C_	SUB B (IMM)	CMP B (IMM)	SBC B (IMM)	STAG (EXT)	AND B (IMM)	BIT B (IMM)	LDA B (IMM)	C7 (prefix)	EOR B (IMM)	ADC B (IMM)	ORA B (IMM)	ADD B (IMM)	ADAX (INH)	WADGX (INH)	LDX (IMM)	
D_	SUB B (DIR)	CMP B (DIR)	SBC B (DIR)	LDAG (EXT)	AND B (DIR)	BIT B (DIR)	LDA B (DIR)	STA B (DIR)	EOR B (DIR)	ADC B (DIR)	ORA B (DIR)	ADD B (DIR)	SBUG (INH)	CBUG (INH)	LDX (DIR)	STX (DIR)
E_	SUB B (IDX)	CMP B (IDX)	SBC B (IDX)	MOVLR (INH)	AND B (IDX)	BIT B (IDX)	LDA B (IDX)	STA B (IDX)	EOR B (IDX)	ADC B (IDX)	ORA B (IDX)	ADD B (IDX)	MOVRL (INH)	WADX (EXT)	LDX (IDX)	STX (IDX)
F_	SUB B	CMP B	SBC B	CPCH	AND B	BIT B	LDA B	STA B	EOR B	ADC B	ORA B	ADD B	FC	PCH	LDX	STX
	(EXT)	(EXT)	(EXT)	(INH)	(EXT)	(EXT)	(EXT)	(EXT)	(EXT)	(EXT)	(EXT)	(EXT)	(prefix)	(IMM)	(EXT)	(EXT)
FC_	PSHG (INH)	PULG (INH)	ADDG I (EXTI)	ADDG (EXT)	SUBG I (EXTI)	SUBG (EXT)	CMPGX (INH)	CMPSYM (INH)	LDAGX (INH)	STAGX (INH)						
C7_	TGX (INH)	TXG (INH)	CLRGH (INH)	IFLOAT (INH)	FIXRND (INH)	TMULT (INH)	BUFIN (INH)	BUFOUT (INH)	SEABNK (INH)	DEVIN (INH)	DEVOUT (INH)					

# Yellow highlighted red 6800 opcodes have slightly different behavior in 4052/4054 than 6800

# Abbreviations:

### 4052/4054 and 4052A/4054A Addressing modes (same as 6800):

### ACC - Accumulator

In accumulator addressing, either accumulator A or accumulator B is specified. These are 1- byte instructions.

Ex: ABA adds the contents of accumulators and stores the result in accumulator A

#### IMM - Immediate

In immediate addressing, operand is located immediately after the opcode in the second byte of the instruction in program memory (except LDS and LDX where the operand is in the second and third bytes of the instruction). These are 2-byte or 3-byte instructions.

Ex: LDAA #\$25 loads the number (25)H into accumulator A

#### **DIR** - Direct

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes of the memory, i.e, locations 0 through 255. Enhanced execution times are achieved by storing data in these locations. These are 2-byte instructions.

Ex: LDAA \$25 loads the contents of the memory address (25)H into accumulator A

#### **EXT** - Extended

In extended addressing, the address contained in the second byte of the instruction is used as the higher eight bits of the address of the operand. The third byte of the instruction is used as the lower eight bits of the address for the operand. This is an absolute address in the memory. These are 3-byte instructions.

Ex: LDAA \$1000 loads the contents of the memory address (1000)<sub>H</sub> into accumulator A

#### IDX - Indexed

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are 2-byte instructions.

### Ex: LDX #\$1000 or LDAA \$10,X

Initially, LDX #\$1000 instruction loads  $1000_H$  to the index register (X) using immediate addressing. Then LDAA \$10,X instruction, using indexed addressing, loads the contents of memory address ( $10)_H + X = 1010_H$  into accumulator A.

### INH - Implied (Inherent)

In the implied addressing mode, the instruction gives the address inherently (i.e., stack pointer, index register, etc.). Inherent instructions are used when no operands need to be fetched. These are 1-byte instructions.

Ex: INX increases the contents of the Index register by one. The address information is "inherent" in the instruction itself.

**INCA** increases the contents of the accumulator A by one.

**DECB** decreases the contents of the accumulator B by one.

### **REL** - Relative

The relative addressing mode is used with most of the branching instructions on the 6802 microprocessor. The first byte of the instruction is the opcode. The second byte of the instruction is called the *offset*. The offset is interpreted as a *signed 7-bit number*. If the MSB (most significant bit) of the offset is 0, the number is positive, which indicates a forward branch. If the MSB of the offset is 1, the number is negative, which indicates a backward branch. This allows the user to address data in a range of -126 to +129 bytes of the present instruction. These are 2-byte instructions.

#### Ex:

PC Hex Label Instruction 0009 2004 BRA 0FH

Data Space - A 0x0000-FFFF 56KB of DRAM + 8KB of DATA ROM

Fetch Space - B 0x0000-FFFF 48KB of BASIC ROM at 0x4000-0xFFFF plus 16KB of bank switched BASIC or option ROM Pack at 0x0000

### 6800, 4052/4054 &A and 4052A/4054A only registers:

- **ACCA** Accumulator A = AL (6800 compatible)
  - Extended to 16-bits AE = AH and AL
- ACCG is 16-bit extension of A where A is low order 8-bits
- ACCB Accumulator B=BL (6800 compatible)
  - Extended to 16-bits BE = BH and BL
- ACCX is Accumulator ACCA or ACCB
- X Index register XH and XL
- PC Program Counter PCH and PCL
- SP Stack Pointer SPH and SPL
- **CC** Status register

# **CC** status register:

Bit 0	C Carry/Borrow status
Bit 1	V Two's complement / overflow indicator
Bit 2	<b>Z</b> Zero status
Bit 3	N Sign/Negative status
Bit 4	I Interrupt Mask status
Bit 5	H Half carry
Bit 6	D Data Space Indicator (1 → A)
Bit 7	<b>F</b> Fetch Space Indicator (1 → B)

## Symbols in the STATUSES column:

- (blank) operation does not affect status
- x operation affects status
- 0 flag is cleared by the operation
- 1 flag is set by the operation

data8 8-bit immediate data
data16 16-bit immediate data
addr8 8-bit direct address
addr16 16-bit extended address
disp 8-bit signed address displacement

- (HI) bits 15-8 from 16bit value
- (LO) bits 7-0 from 16bit value
- [...] content of ...
- [[...]] implied addressing (content of [content of ..])
- ∧ Logical AND
- v Logical OR
- ¥ Logical Exclusive-OR
- ← Data is transferred in the direction of the arrow




Figure 1- 4052/4054 and 4052A/4054A Registers

<b>Opcodes added for the 4052/4054 and 4052A/4054A</b>		SDA SDB	Set Data Space to A Set Data Space to B	LDAGX	Load G Accumulator Double-Indexed
4032A/40	OTA	SFA	Set Fetch Space to A	PSHG	Push G on the Stack
ADAX	Add A to Index Register	STAX	Store B Register Double-	PULG	Pull G from the Stack
ADXI	Add to Index Register	Indexed	Store B Register Bouste	SEABNK	Search for a CALL name in a
при	Immediate	STRK	Compute Stroke (4054 & 4054A	SEARSIVIK	ROM bank
ASPI	Add to Stack Pointer Immediate	ONLY)	Compate Stroke (1051 & 105 III	STAG	Store G Accumulator
CBUG	Clear Debug Interrupt Vectors	TAP	A> CC Not including Space	STAGX	Store G Accumulator
CPCH	Call Code in Patch Space	Bits	ii ceritti menamg spate	2111011	Double-Indexed
CPX	Compare Index Register	TAPX	A> CC Including Space Bits	SUBG	Subtract from G Accumulator
FADD	Floating Point Add	TEST	Microcode Restart	TGX	Transfer G to the Index Register
FDIV	Floating Point Divide	TPA	CC> A Not including Space	<b>TMULT</b>	Multiply a 6-byte Integer by 10
<b>FDUP</b>	Duplicate Floating Point	Bits	8 1	TXG	Transfer the Index Register to G
<b>FMUL</b>	Floating Point Multiply	TPAX	CC> A Including Space Bits	WADGX	Add G to Index Extended
<b>FNRM</b>	Normalize Floating Point	VECT	Compute Vector (4054 &		
<b>FPSH</b>	Push Floating Point	4054A ON	`	16-bit Reg	gister AE and BE Extensions to
<b>FPUL</b>	Pull Floating Point	WADX	Add Memory to Index	•	ructions for 4052A/4054A
<b>FSUB</b>	Floating Point Subtract		•	<b>ONLY</b>	
<b>FSWP</b>	Swap Floating Point				
<b>JMPAX</b>	Jump Double-Indexed			<u>ABA</u>	Add 16-bit BE to 16-bit AE
<b>JMPIN</b>	Jump Indirect	Opcodes a	dded to 4052A/4054A ONLY	<u>ADD</u>	Add 8-bit value to AE or BE
LDAX	Load A Register Double-			<u>ASL</u>	Arithmetic Shift Left AE or BE
Indexed		ADDG	Add to G Accumulator	<u>CLR</u>	Clear AE or BE
LDBX	Load B Register. Double-	BUFIN	Read a buffer from the GPIB	<u>COM</u>	Complement AE or BE
Indexed		<b>BUFOUT</b>	Write a buffer to the GPIB	<u>DEC</u>	Decrement AE or BE
LDXX	Load X Register Double-	CLRGH	Clear High Byte of G	<u>INC</u>	Increment AE or BE
Indexed		CMPGX	Compare G and X	<u>LDA</u>	Load AE or BE from Memory
MOVLR	Block Move Low to High	CMPSYM	1	<u>PUL</u>	Pull Data from Stack to AE   BE
MOVRL	Block Move Low to High		Table Record	<u>RTI</u>	Return from Interrupt
NEG	Negate (2's complement)	DEVIN	Read a buffer from an I/O	<u>SBA</u>	Subtract BE from AE
PCH	Jump to Code in Patch Space		Device	<u>SUB</u>	Subtract Memory from AE   BE
PSHRET	Push Return Address on	DEVOUT		$\underline{\mathbf{SWI}}$	Software Interrupt
Special St		FIXRND	Round a Float to an Integer	<u>TAB</u>	Transfer AE to BE
PSHX	Push X on the Stack	IFLOAT	Convert an Integer to a Float	<u>TBA</u>	Transfer BE to AE
PULX	Pull X from the Stack	INXSTX	Increment Index Register and	$\underline{\text{WAI}}$	Wait for Interrupt
RTRN	Return Via the Special Stack		Store It		
SBUG	Set Debug Interrupt Vectors	LDAG	Load G Accumulator		
6800 instr	uctions				

<u>ABA</u>	ADD B to A	<b>BVC</b>	Branch if overflow clear	<u>NOP</u>	No operation
<u>ADC</u>	ADD Memory contents + Carry to	BVS	Branch if overflow set	<u>ORA</u>	OR the Accumulator
Accumu	ılator	<u>CBA</u>	Compare A AND B. Only status is	<u>PSH</u>	Push Accumulator onto the Stack
<u>ADD</u>	ADD Memory contents to	affected		<u>PUL</u>	Pull Data from Stack to
Accumu	ılator	CLC	Clear the Carry flag	Accumi	ulator
<u>AND</u>	Memory contents AND the	<u>CLI</u>	Clear the Interrupt flag to enable	<u>ROL</u>	Rotate Left through Carry
Accumu	lator to the Accumulator	Interrup	ts	<u>ROR</u>	Rotate Right through Carry
<u>ASL</u>	Arithmetic Shift Left. Bit 0 set 0	<u>CLR</u>	Clear ACC, Memory or Overflow	<u>RTI</u>	Return from Interrupt
	(multiplying by two)	<u>CLV</u>	Clear overflow flag	<u>RTS</u>	Return from Subroutine
<u>ASR</u>	Arithmetic Shift Right. Bit 7	<u>CMP</u>	Compare Memory contents AND	<u>SBA</u>	Subtract B from A
	stays the same	Accumu	ılator. Only Status affected	<u>SBC</u>	Subtract Memory and Carry flag
<b>BCC</b>	Branch if Carry Clear	<u>COM</u>	Complement ACC or Memory	from A	ccumulator
<u>BCS</u>	Branch if Carry Set	<u>CPX</u>	Compare Memory contents to X	<u>SEC</u>	Set the Carry flag
<b>BEQ</b>	Branch if Equal to zero	<u>DAA</u>	Decimal Adjust Accumulator A	<u>SEI</u>	Set the Interrupt flag
<b>BGE</b>	Branch if Greater or Equal to zero	<u>DEC</u>	Decrement Accumulator or Memory	<u>SEV</u>	Set the Overflow flag
<b>BGT</b>	Branch if Greater than zero	<u>DES</u>	Decrement Stack Pointer	<u>STA</u>	Store Accumulator in Memory
<u>BHI</u>	Branch if Accumulator contents	<u>DEX</u>	Decrement Index register X	<u>STS</u>	Store Stack Pointer
higher t	han comparand	<u>EOR</u>	Memory Exclusive OR Accumulator	<u>STX</u>	Store Index Register X
<u>BIT</u>	Memory contents AND the	<u>INC</u>	Increment Accumulator or	<u>SUB</u>	SUBTRACT Memory contents
Accumu	llator, only Status is affected	Memory	ý	from A	ccumulator
<u>BLE</u>	Branch if Less than or Equal zero	<u>INS</u>	Increment the Stack Pointer	<u>SWI</u>	Software Interrupt
<u>BLS</u>	Branch if Accumulator contents	<u>INX</u>	Increment the Index Register X	<u>TAB</u>	Transfer A to B
less than	n or same as comparand	<u>JMP</u>	Jump	<u>TAP</u>	Transfer A to Status Register
<u>BLT</u>	Branch if Less Than zero	<u>JSR</u>	Jump to Subroutine	<u>TBA</u>	Transfer B to A
<u>BMI</u>	Branch if Minus	<u>LDA</u>	Load Accumulator from Memory	<u>TPA</u>	Transfer Status Register to A
<b>BNE</b>	Branch if Not Equal zero	<u>LDS</u>	Load the Stack Pointer	<u>TST</u>	Test the Accumulator
$\underline{\mathrm{BPL}}$	Branch if Plus	<u>LDX</u>	Load the Index Register X	<u>TSX</u>	Move Stack Pointer to X and INC
<b>BRA</b>	Unconditional branch relative to	<u>LSR</u>	Logical Shift Right - Bit7 set to	<u>TXS</u>	Move X to Stack Pointer and DEC
present	Program Counter contents	zero.(di	viding by two)	$\underline{\text{WAI}}$	Wait for Interrupt
<b>BSR</b>	Unconditional branch to Subroutine	<u>NEG</u>	NEGATE the Accumulator or		
located	relative to PC contents	Memory	ý		

MNEMO	SYNTAX	MODE	BYTES	CODE	CYCLES	С	z	s	0	A	; I	SYMBOLIC OPERATION	DESCRIPTION
ABA	ABA	ACC	1	\$1B	2	x	x	x	x	x	-	[A] ← [A] + [B]  For 4052A & 4054A: [AE] LDAXL [AE] + [BE]	Add <u>B</u> to <u>A</u> Condition Codes based on low byte of A-same as 6800
ADAX	ADAX	<u>INH</u>	1	\$CC	?							For 4052/4054 & A:  [X] ← [A] + [X]  Condition Codes:  H I N Z V C  1 0 x x New X<0  0 1 x x New X=0  x x 1 x 2's comp  overflow in addition  . x x x 1 bit15 carry  out in addition	Add A to Index Register  Unsigned value in A (eight assumed bits of 0) is added to the index register
ADC	ADC A #data8  ADC A addr8  ADC A data8,X  ADC A addr16  ADC B #data8  ADC B addr8	IMM DIR  EXT IMM DIR	2 2 3 2 2	\$89 \$99 \$A9 \$B9 \$C9	2 3 5 4 2	x	x	x	x	x	-	[A] ← [A] + data8 + C  [A] ← [A] + [addr8] + C  [A] ← [A] + [data8 + [X]] + C  [A] ← [A] + [addr16] + C  [B] ← [B] + data8 + C  [B] ← [B] + [addr8] + C	Add contents of Memory + Carry Flag to Accumulator

ADC <u>B</u> data8,X <u>I</u>	<u>IDX</u>	2	\$E9	5			[ <u>B</u> ] ← [ <u>B</u> ] + [ <u>data8</u> + [ <u>X</u> ]] + C
			<b></b>	_			
ADC B addr16	<u>EXT</u>	3	\$F9	4			[ <u>B</u> ] ← [ <u>B</u> ] + [addr16] + C

	ADD <u>A</u> # <u>data8</u>	<u>IMM</u>	2	\$8B	2							[A] ← [A] + data8  For 4052A & 4054A: [AL] ← [AL] + data8 [AH] ← [AH] + C	
	ADD <u>A</u> <u>addr8</u>	DIR	2	\$9B	3							[A] ← [A] + [addr8]  For 4052A & 4054A: [AL] ← [AL] + [addr8] [AH] ← [AH] + C	
ADD	ADD <u>A</u> <u>data8,X</u>	<u>IDX</u>	2	\$AB	5	x	x	x	x	x	-	[A] ← [A] + [data8 + [X]]  For 4052A & 4054A: [AL] ← [AL] + [X] [AH] ← Trash bits	Add Memory contents to the Accumulator  Condition Codes based on low byte of A - same as 6800
	ADD <u>A</u> <u>addr16</u>	<u>EXT</u>	3	\$BB	4							[A] ← [A] + [addr16]  For 4052A & 4054A: [AL] ← [AL] + [addr16] [AH] ← [AH] + C	
	ADD <u>B</u> # <u>data8</u>	<u>IMM</u>	2	\$CB	2							[B] ← [B] + data8  For 4052A & 4054A:  [BL] ← [BL] + [data8]  [BH] ← [BH] + C	

	ADD <u>B</u> <u>addr8</u>	DIR	2	\$DB	3							[B] ← [B] + [addr8]  For 4052A & 4054A:  [BL] ← [BL] + [addr8]  [BH] ← [BH] + C	
	ADD <u>B</u> <u>data8,X</u>	<u>IDX</u>	2	\$EB	5							[B] ← [B] + [data8 + [X]]  For 4052A & 4054A:  [BL] ← [BL] + [data8 + [X])  [BH] ← Trashed bits	
	ADD <u>B</u> <u>addr16</u>	EXT	3	\$FB	4							[B] ← [B] + [addr16]  For 4052A & 4054A:  [BL] ← [BL] + [addr16]  [BH] ← [BH] + C	
ADXI	ADD <u>X</u> <u>data8</u>	<u>IMM</u>	2	\$14	?							For 4052/4054 & A:  [X] ← [X]+data8  CC unaffected	Add to Index Register IMM (signed two's complement operand)
AND	AND <u>A</u> # <u>data8</u> AND <u>A</u> <u>addr8</u>	IMM DIR	2	\$84	3	-	x	x	0	-	-	<ul> <li>[A] ← [A] ∧ data8</li> <li>[A] ← [A] ∧ [addr8]</li> </ul>	Memory contents AND the Accumulator to the Accumulator

	AND <u>A</u> <u>data8,X</u>	IDX	2	\$A4	5							[ <u>A</u> ] ← [ <u>A</u> ] <u>∧</u> [ <u>data8</u> + [ <u>X</u> ]]	
	AND <u>A</u> <u>addr16</u>	EXT	3	\$B4	4							[ <u>A</u> ] ← [ <u>A</u> ] <u>∧</u> [ <u>addr16</u> ]	
	AND <u>B</u> #data8	<u>IMM</u>	2	\$C4	2							[ <u>B</u> ] ← [ <u>B</u> ] <u>∧</u> <u>data8</u>	
	AND <u>B</u> <u>addr8</u>	DIR	2	\$D4	3	-						[B] ← [B] <u>∧</u> [addr8]	
	AND <u>B</u> <u>data8,X</u>	IDX	2	\$E4	5	-						[B] ← [B] <u>∧</u> [data8 + [X]]	
	AND <u>B</u> addr16	EXT	3	\$F4	4							[ <u>B</u> ] ← [ <u>B</u> ] <u>∧</u> [ <u>addr16</u> ]	
	ASL <u>A</u>	<u>ACC</u>	1	\$48	2								
	ASL <u>B</u>	ACC	1	\$58	2							C ← 76543210 ← 0	Arithmetic Shift Left. Bit 0 is set to 0. (multiplying by two)
ASL	ASL <u>data8,X</u>	IDX	2	\$68	7	X	X	X	X	-	-	For 4052A & 4054A: C ← 16-bit ACCX ← 0	Condition Codes based on
	ASL <u>addr16</u>	<u>EXT</u>	3	\$78	6								low byte - same as 6800
												For 4052/4054 & A:	Add to Stack Pointer Immediate
ASPI	ASPI <u>data8</u>	<u>IMM</u>	2	\$15	?							[SP] ← [SP]+data8  CC unaffected	The signed 2's complement operand is added to the value currently in the stack pointer
ASR	ASR <u>A</u>	ACC	1	\$47	2	X	х	x	X	_	-		carrently in the stack pointer

	ASR <u>B</u>	ACC	1	\$57	2								
	ASR <u>data8,X</u>	IDX	2	\$67	7							76543210 → C	Arithmetic Shift Right. Bit 7 stays the same.
	ASR <u>addr16</u>	EXT	3	\$77	6								
всс	BCC disp	REL	2	\$24	4	-	-	-	-	-	-	(C == 0) ? {[PC] ← [PC] + disp + 2}	Branch if carry clear
BCS	BCS <u>disp</u>	REL	2	\$25	4	_	_	-	_	-	_	(C == 1) ? {[ <u>PC</u> ] ← [ <u>PC</u> ] + <u>disp</u> + 2}	Branch if carry set
BEQ	BEQ <u>disp</u>	REL	2	\$27	4	_	_	_	-	-	_	(Z == 1) ? $\{[PC] \leftarrow [PC] + \underline{disp} + 2\}$	Branch if equal to zero
BGE	BGE <u>disp</u>	REL	2	\$2C	4	_	_	_	-	-	_	(S ⊻ O == 0) ? {[PC] ← [PC] + disp + 2}	Branch if greater than or equal to zero
BGT	BGT <u>disp</u>	REL	2	\$2E	4	_	_	_	_	-	_	$(Z \underline{\vee} (S \underline{\vee} O) == 0) ?$ $\{[\underline{PC}] \leftarrow [\underline{PC}] + \underline{disp} + 2\}$	Branch if greater than zero
ВНІ	BHI <u>disp</u>	<u>REL</u>	2	\$22	4	-	_	-	-	-	-	$(C \lor Z == 0) ?$ $\{[\underline{PC}] \leftarrow [\underline{PC}] + \underline{disp} + 2\}$	Branch if Accumulator contents higher than comparand
BIT	BIT <u>A</u> # <u>data8</u>	IMM DIR	2	\$85 \$95	3	_	x	x	0	_	_	[A] <u>∧</u> <u>data8</u> [A] <u>∧</u> [ <u>addr8</u> ]	Memory contents AND the Accumulator, but only Status register is affected.

	BIT <u>A</u> data8,X	<u>IDX</u>	2	\$A5	5							[ <u>A</u> ] <u>∧</u> [ <u>data8</u> + [ <u>X</u> ]]	
	BIT A addr16	<u>EXT</u>	3	\$B5	4							[A] <u>∧</u> [addr16]	
	BIT <u>B</u> # <u>data8</u>	<u>IMM</u>	2	\$C5	2							[B] <u>∧</u> <u>data8</u>	
	BIT <u>B</u> addr8	DIR	2	\$D5	3							[ <u>B</u> ] <u>∧</u> [ <u>addr8</u> ]	
	BIT <u>B</u> <u>data8,X</u>	<u>IDX</u>	2	\$E5	5							[ <u>B</u> ] <u>∧</u> [ <u>data8</u> + [ <u>X</u> ]]	
	BIT <u>B</u> <u>addr16</u>	EXT	3	\$F5	4							[ <u>B</u> ] <u>∧</u> [addr16]	
BLE	BLE <u>disp</u>	REL	2	\$2F	4	-	-	-	-	-	-	(Z <u>v</u> (S <u>v</u> O) == 1) ? {[ <u>PC</u> ] ← [ <u>PC</u> ] + <u>disp</u> + 2}	Branch if less than or equal to zero
BLS	BLS <u>disp</u>	REL	2	\$23	4	_	_	_	_	-	-	(C <u>∨</u> Z == 1) ? {[ <u>PC</u> ] ← [ <u>PC</u> ] + <u>disp</u> + 2}	Branch if Accumulator contents less than or same as comparand
BLT	BLT <u>disp</u>	REL	2	\$2D	4	-	-	-	-	-	-	(S <u>∨</u> O == 1) ? { <u>[PC]</u> ← <u>[PC]</u> + <u>disp</u> + 2}	Branch if less than zero
ВМІ	BMI <u>disp</u>	REL	2	\$2B	4	-	-	-	-	-	-	(S == 1) ? { <u>[PC]</u> ← <u>[PC]</u> + <u>disp</u> + 2}	Branch if minus
BNE	BNE <u>disp</u>	REL	2	\$26	4	-	_	_	_	_	-	(Z == 0) ? {[PC] ← [PC] + disp + 2}	Branch if not equal to zero

BPL	BPL disp	<u>REL</u>	2	\$2A	4	-	_	-	-	-	-	(S == 0) ? {[PC] ← [PC] + disp + 2}	Branch if plus
BRA	BRA <u>disp</u>	REL	2	\$20	4	-	-	-	-	-	-	[ <u>PC</u> ] ← [ <u>PC</u> ] + <u>disp</u> + 2	Unconditional branch relative to present Program Counter contents.
BSR	BSR <u>disp</u>	<u>REL</u>	2	\$8D	8	-	-	-	-	-	-	[[SP]] ← [PC(LO)], [[SP] - 1] ← [PC(HI)], [SP] ← [SP] - 2, [PC] ← [PC] + disp + 2	Unconditional branch to subroutine located relative to present Program Counter contents.
BVC	BVC <u>disp</u>	REL	2	\$28	4	-	-	-	-	-	-	(O == 0) ? $\{[PC] \leftarrow [PC] + \underline{disp} + 2\}$	Branch if overflow clear
BVS	BVS <u>disp</u>	<u>REL</u>	2	\$29	4	-	-	-	-	-	-	(O == 1) ? {[PC] ← [PC] + disp + 2}	Branch if overflow set
СВА	СВА	<u>INH</u>	1	\$11	2	x	x	x	x	-	-	[A] - [B]	Compare contents of Accumulators <u>A</u> and <u>B</u> . Only the Status register is affected.
CBUG	CBUG	<u>INH</u>	1	\$DD	?							For 4052/4054 & A: CC unaffected	Clear debug interrupt vectors  This is the complement of the SBUG instruction. Interrupt vectors are restored to their normal area in A-Space
CLC	CLC	<u>INH</u>	1	\$0C	2	0	_	_	_	_	_	C ← 0	Clear the Carry Flag

CLI	CLI	<u>INH</u>	1	\$0E	2	-	-	-	-	-	-	0	I ← 0	Clear the Interrupt flag to enable interrupts
	CLR <u>A</u>	<u>ACC</u>	1	\$4F	2								[ <u>A</u> ] ← 0  For 4052A & 4054A: [AE]← 0	Clear the Accumulator
CLR	CLR <u>B</u>	ACC	1	\$5F	2	0	1	0	C	0	-	-	[ <u>B</u> ] ← 0  For 4052A & 4054A: [BE] ← 0	Condition Codes based on low byte - same as 6800
	CLR <u>data8,X</u>	<u>IDX</u>	2	\$6F	7								[data8 + [X]] ← 0	Clear the Memory location
	CLR <u>addr16</u>	EXT	3	\$7F	6			-	+	_			[ <u>addr16</u> ] ← 0	
CLV	CLV	<u>INH</u>	1	\$0A	2	_	_	_		o	_	_	O ← 0	Clear the Overflow flag

	CMP <u>A</u> # <u>data8</u>	<u>IMM</u>	2	\$81	2							[ <u>A</u> ] - <u>data8</u>	
	CMP <u>A</u> addr8	<u>DIR</u>	2	\$91	3							[A] - [addr8]	
	CMP <u>A</u> <u>data8,X</u>	<u>IDX</u>	2	\$A1	5							[ <u>A</u> ] - [ <u>data8</u> + [ <u>X</u> ]]	
	CMP <u>A</u> <u>addr16</u>	EXT	3	\$B1	4							[ <u>A</u> ] - [ <u>addr16</u> ]	Compare the contents of Memory and Accumulator.
СМР	CMP <u>B</u> # <u>data8</u>	<u>IMM</u>	2	\$C1	2	Х	X	X	<b>(</b> )	X ·	-  -	[ <u>B</u> ] - <u>data8</u>	Only the Status register is affected.
	CMP <u>B</u> <u>addr8</u>	DIR	2	\$D1	3							[ <u>B</u> ] - [ <u>addr8</u> ]	
	CMP <u>B</u> <u>data8,X</u>	<u>IDX</u>	2	\$E1	5							[ <u>B</u> ] - [ <u>data8</u> + [ <u>X]]</u>	
	CMP <u>B</u> addr16	EXT	3	\$F1	4							[ <u>B</u> ] - [addr16]	
												[ <u>A]</u> ← \$FF - [ <u>A</u> ]	
	COM <u>A</u>	ACC	1	\$43	2							For 4052A & 4054A: [ <u>AE</u> ] ← \$FFFF - [ <u>AE</u> ]	Complement the Accumulator
												[ <u>B</u> ] ← \$FF - [ <u>B</u> ]	Condition Codes based on
СОМ	СОМ <u>В</u>	<u>ACC</u>	1	\$53	2	1	X	X		0	-   -	For 4052A & 4054A:	low byte - same as 6800
												[ <u>BE</u> ] ← \$FFFF - [ <u>BE</u> ]	
	COM <u>data8,X</u>	<u>IDX</u>	2	\$63	7							[ <u>data8</u> + <u>[X]]</u> ← \$FF - [ <u>data8</u> + <u>[X]]</u>	Complement the Memory Location

	COM addr16	EXT	3	\$73	6							[ <u>addr16]</u> ← \$FF - [ <u>addr16</u> ]	
СРСН	CPCH data8	<u>IMM</u>	2	\$F3	?							For 4052/4054 & A:  [PC] ← [PC]+2  V [PCL]  [SP] ←[SP}-1  [PC] ←Rel*4+4400  CC unaffected	Call code in Patch space  Second byte specifies offset (times 4) into patch area to be executed instead of original code. Return address following the patch is pushed on stack before patch code is executed
CPX	CPX <u>addr8</u>	DIR	2	\$9C	?	-	×	*	x	_	_	4052/4054 & A:  [X]-[M,M+1] 16-bit in all modes  Condition Codes:  H I N Z V C 1 0  X arithmetically < M 0 1 X = M 0 0  X arithmetically > M 1 . 2's Complement overflow in compare x 0 . 1  X logically < M x 0 . 0  X logically > M	Compare Index Register [X]-[M,M+1] full 16-bit  Current contents of X are compared to 16-bit operand. 2's complement subtract is used to set [CC], reflecting a valid 16-bit compare.  Makes 6800 instruction more useful by correctly setting C bit (like 6800 does for CMP)

	CPX <u>data8,X</u>	<u>IDX</u>	2	\$AC	?								[ <u>X(HI)]</u> - [ <u>data8</u> + [ <u>X]],</u> [ <u>X(LO)]</u> - [ <u>data8</u> + [ <u>X]</u> + 1]	
	CPX # <u>data16</u>	<u>IMM</u>	3	\$8C	?								[X(HI)] - <u>data16(HI),</u> [X(LO)] - <u>data16(LO)</u>	
	CPX <u>addr16</u>	<u>EXT</u>	3	\$BC	?								[X(HI)] - [ <u>addr16(HI)</u> ], [X(LO)] - [addr16(LO)]	
DAA	DAA	<u>INH</u>	1	\$19	2	x	x	x	: )	x	-  -	-		Decimal Adjust Accumulator <u>A</u>
	DEC <u>A</u>	<u>ACC</u>	1	\$4A	2								[ <u>A]</u> ← [ <u>A]</u> – 1 For 4052A & 4054A: [ <u>AE]</u> ← [ <u>AE]</u> – 1	Decrement the Accumulator
DEC	DEC <u>B</u>	ACC	1	\$5A	2	-	x	X	( )	x	- -	-	[ <u>B</u> ] ← [ <u>B</u> ] – 1 For 4052A & 4054A: [ <u>BE]</u> ← [ <u>BE</u> ] – 1	Condition Codes based on low byte - same as 6800
	DEC <u>data8,X</u>	<u>IDX</u>	2	\$6A	7								<u>[data8</u> + <u>[X]]</u> ← <u>[data8</u> + <u>[X]]</u> - 1	Decrement the Memory
	DEC <u>addr16</u>	EXT	3	\$7A	6								[ <u>addr16]</u> ← [ <u>addr16]</u> - 1	Location
DES	DES	<u>INH</u>	1	\$34	4	_	_	_		-	_  -	-	[ <u>SP]</u> ← [ <u>SP</u> ] - 1	Decrement the Stack Pointer

DEX	DEX	<u>INH</u>	1	\$09	4	-	>	κ -	-	-	-	-	[ <u>X</u> ] ← [ <u>X</u> ] - 1	Decrement the Index Register <u>X</u>
	EOR <u>A</u> # <u>data8</u>	<u>IMM</u>	2	\$88	2								[A] ← [A] <u>⊻</u> <u>data8</u>	
	EOR <u>A</u> <u>addr8</u>	DIR	2	\$98	3								[A] ← [A] <u>⊻</u> [addr8]	
	EOR <u>A</u> <u>data8,X</u>	IDX	2	\$A8	5								[A] ← [A] ⊻ [data8 + [X]]	
	EOR <u>A</u> addr16	EXT	3	\$B8	4								[A] ← [A] <u>¥</u> [addr16]	Memory contents
EOR	EOR <u>B</u> # <u>data8</u>	<u>IMM</u>	2	\$C8	2	-	)	<b>x</b>   2	Х	0	-	-	[ <u>B</u> ] ← [ <u>B</u> ] <u>⊻</u> <u>data8</u>	EXLCLUSIVE OR the Accumulator
	EOR <u>B</u> <u>addr8</u>	DIR	2	\$D8	3								[B] ← [B] <u>¥</u> [addr8]	
	EOR <u>B</u> <u>data8,X</u>	IDX	2	\$E8	5								[B] ← [B] <u>¥</u> [data8 + [X]]	
	EOR <u>B</u> <u>addr16</u>	EXT	3	\$F8	4								[ <u>B</u> ] ← [ <u>B</u> ] <u>⊻</u> [addr16]	

FADD	FADD	<u>INH</u>	1 \$5	52	?	For 4052/4054 & A:  [SP] ← [SP]+9  [M([SP]+2[SP]+9)] +  [M([SP]-7[SP])  ←  M([SP]+2[SP+9)  Condition Codes:  H I N Z V C  1 0 x x Result Negativ  0 1 x 0 Result Zero  0 0 x x Result Positiv  0 1 1 0 Underflow −  zero result  x 0 1 0 Overflow −	Floating Point Add  Floating point add on two top 8-byte FP numbers on the stack. Result is left on stack  Programming notes:  Acc A crashed Acc B is number of shifts used to normalize result  Example: "6.0+7.0", first push 6.0, then 7.0, then do the Add
FDIV	FDIV	<u>INH</u>	1 \$5	iE 1	?	plus/minus infinity result  For 4052/4054 & A:  [SP]   [SP]+9 [M([SP]+2[SP]+9)] / [M([SP]-7[SP])    M([SP]+2[SP+9)  Condition Codes:  H I N Z V C  1 0 x x Result Negativ  0 1 x 0 Result Zero  0 0 x x Result Positiv  0 1 1 0 Underflow -  zero result  x 0 1 0 Overflow -  plus/minus infinity result  . x 0 1 1 Divide by zero  (causes interrupt)	Floating Point Divide  Floating point divide on two top 8-byte FP numbers on the stack. Result is left on stack  Programming notes:  Acc A crashed Acc B is number of shifts used to normalize result  Example: "6.0+7.0", first push 6.0, then 7.0, then do the Divide

FDUP	FDUP	<u>INH</u>	1	\$4E	?	For 4052/4054 & A:  [M([SP][SP]+9)]  ← [M([SP]-9[SP]) [SP] ← [SP]-9  [CC] unaffected	Duplicate Floating Point  Floating point number on the top of stack is replicated on the stack  Programming notes:  To save microcode time, the byte below that pointed to by the SP is duplicated also, making a total of 10 bytes duplicated
FMUL	FMUL	<u>INH</u>	1	\$5B	?	For 4052/4054 & A:  [SP] ← [SP]+9  [M([SP]+2[SP]+9)] *  [M([SP]-7[SP])  ←  M([SP]+2[SP+9)  Condition Codes:  H I N Z V C  1 0 x x Result Negativ  0 1 x 0 Result Zero  0 0 x x Result Positiv  0 1 1 0 Underflow -  zero result  . x 0 1 0 Overflow -  plus/minus infinity result	Floating Point Multiply  Floating point multiply on two top 8-byte FP numbers on the stack. Result is left on stack  Programming notes:  Acc A crashed  Acc B is number of shifts used to normalize result  Example: "6.0+7.0", first push 6.0, then 7.0, then do the Multiply
FNRM	FNRM	<u>INH</u>	1	\$61	?	For 4052/4054 & A:  Normalize [M([SP]+2[SP]+9)]    M([SP]+2[SP]+9)  Condition Codes:	Normalize Floating Point Floating point number on the top of the stack is normalized. Programming notes: Acc A crashed

						H I N Z V C  1 0 0 0 Result Negativ 0 1 x 0 Result Zero 0 0 0 0 Result Positiv 0 1 1 0 Underflow - zero result, FP Interrupt
	FPSH <u>addr8</u>	DIR	2	\$3A	?	For 4052A & 4054A:
	FPSH <u>data8,X</u>	<u>IDX</u>	2	\$3C	?	Operation:  V M[EA+7] V M[EA+6]  Push Floating Point  Floating point number specified by the operand is
FPSH	FPSH addr16	<u>EXT</u>	3	\$3D	?	V M[EA+5] pushed on the stack along with a floating point tag.
	FPSH #^H<16-digit Hex value>	<u>IMM</u>	2	\$41	?	V M[EA+3] V M[EA+2] Programming note: V M[EA+1] V M[EA+0] A deferred fetch-space change will occur after an FPSH Immediate instruction.
	FPUL addr8	DIR	2	\$42	?	Pull Floating Point For 4052/4054 & A:
FPUL	FPUL <u>data8,X</u>	IDX	2	\$45	?	$[SP] \leftarrow [SP] + 9$ Floating point number specified by operand is pulled from the stack.
		<u>EXT</u>	3	\$4B	?	[CC] unaffected  The floating point tag is discarded

FSUB	FSUB	<u>INH</u>	1	\$55	?							For 4052/4054 & A:  [SP] ← [SP]+9  [M([SP]+2[SP]+9)] -  [M([SP]-7[SP])  ←  M([SP]+2[SP+9)  Condition Codes:  H I N Z V C  1 0 x x Result Negativ  0 1 x 0 Result Zero  0 0 x x Result Positiv  0 1 1 0 Underflow -  zero result x 0 1 0  Overflow - plus/minus  infinity result	Floating Point Subtract  Floating point subtract on two top 8-byte FP numbers on the stack. Result is left on stack  Programming notes:  Acc A crashed Acc B is number of shifts used to normalize result  Example: "6.0+7.0", first push 6.0, then 7.0, then do the subtract
FSWP	FSWP	<u>INH</u>	1	\$51	?							For 4052/4054 & A:  [M([SP][SP]+9)] swapped with [M([SP]-9[SP])  [CC] unaffected	Swap Floating Point  The top two floating point numbers on the stack are interchanged  Programming notes:  Only the eight-byte FP actual values are swapped. The tags are not swapped.
INC	INC <u>A</u>	<u>ACC</u>	1	\$4C	2	-	x	x	x	-	-	[ <u>A</u> ] ← [ <u>A</u> ] + 1  For 4052A & 4054A: [ <u>AE</u> ] ← [ <u>AE</u> ] + 1	Increment the Accumulator  Condition Codes based on low byte - same as 6800

	INC <u>B</u>	ACC	1	\$5C	2								[B] ← [B] + 1 For 4052A & 4054A: [BE] ← [BE] + 1	
	INC <u>data8,X</u>	<u>IDX</u>	2	\$6C	7								[ <u>data8</u> + [ <u>X</u> ]] ← [ <u>data8</u> + [ <u>X</u> ]] + 1	Increment the Memory
	INC addr16	EXT	3	\$7C	6								[addr16] ← [addr16] + 1	Location
INS	INS	<u>INH</u>	1	\$31	4	_	-	_		-	-	-	[ <u>SP]</u> ← [ <u>SP</u> ] + 1	Increment the Stack Pointer
INX	INX	<u>INH</u>	1	\$08	4	-	x	:   <b>-</b>		-	-	-	[ <u>X</u> ] ← [ <u>X</u> ] + 1	Increment the Index Register <u>X</u>
	JMP <u>data8,X</u>	<u>IDX</u>	2	\$6E	4								[ <u>PC]</u> ← <u>data8</u> + [ <u>X</u> ]	
JMP	JMP <u>addr16</u>	EXT	3	\$7E	3	-	-	-		-	-	-	[ <u>PC</u> ] ← <u>addr16</u>	Jump
													For 4052/4054 & A:	Jump Double-Indexed
JMPAX	JMPAX	<u>INH</u>	1	\$1F	?								$[PC] \leftarrow [A]+[X]$	The next instruction to be executed is to be found at X+A
								$\dagger$	+	$\dashv$			[CC] unaffected For 4052/4054 & A:	Jump Indirect
JMPIN	JMPIN <u>addr16</u>	EXT	3	\$38	?								[PC] ← [M,M+1]	The next instruction to be executed is to be found at the
													[CC] unaffected	16-bit address POINTED to by the 16-bit Operand

	JSR <u>data8,X</u>	<u>IDX</u>	2	\$AD	8							[[ <u>SP]</u> ] ← [ <u>PC(LO)</u> ], [[ <u>SP</u> ] - 1] ← [ <u>PC(HI)</u> ], [ <u>SP</u> ] ← [ <u>SP</u> ] - 2, [ <u>PC</u> ] ← <u>data8</u> + [X]	
JSR	JSR <u>addr16</u>	EXT	3	\$BD	9	-	-	-	-	-	-	$\begin{array}{l} [[\underline{SP}]] \leftarrow [\underline{PC(LO)}], \\ [[\underline{SP}] - 1] \leftarrow [\underline{PC(HI)}], \\ [\underline{SP}] \leftarrow [\underline{SP}] - 2, \\ [\underline{PC}] \leftarrow \underline{addr16} \end{array}$	Jump to Subroutine
	LDA <u>A</u> # <u>data8</u>	<u>IMM</u>	2	\$86	2							[A] ← data8  For 4052A & 4054A: [AL] ← data8 [AH] ←0	
	LDA <u>A</u> <u>addr8</u>	DIR	2	\$96	3							[A] ← [addr8]  For 4052A & 4054A: [AL] ← [addr8] [AH] ←0	Load Accumulator from Memory
LDA	LDA <u>A</u> <u>data8,X</u>	<u>IDX</u>	2	\$A6	5	-	X	X	0	-	-	[A] ← [data8 + [X]]  For 4052A & 4054A: [AL] ← data8 [AH] ← Trash bits	Condition Codes based on low byte - same as 6800
	LDA <u>A</u> <u>addr16</u>	EXT	3	\$B6	4							[A] ← [addr16]  For 4052A & 4054A: [AL] ← [addr16] [AH] ←0	

	LDA <u>B</u> # <u>data8</u>	IMM	2	\$C6	2	[B] ← data8  For 4052A & 4054A:  [BL] ← data8  [BH] ←0
	LDA <u>B</u> <u>addr8</u>	DIR	2	\$D6	3	[B] ← [addr8]  For 4052A & 4054A:  [BL] ← [addr8]  [BH] ←0
	LDA <u>B</u> <u>data8,X</u>	<u>IDX</u>	2	\$E6	5	[B] ← [data8 + [X]]  For 4052A & 4054A: [BL] ← data8 [BH] ← Trash bits
	LDA <u>B</u> <u>addr16</u>	EXT	3	\$F6	4	[B] ← [addr16]  For 4052A & 4054A:  [BL] ← [addr16]  [BH] ←0
LDAG	LDA <u>G addr8</u>	DIR	1	\$04	?	For 4052A/4054A only:  [G] ← [addr8]  Load A Register

					Condition Codes:	The word at M is loaded interegister G (16-bit A)
					HINZVC	register & (10-bit 7t)
					1 0 0 . New A Negative	
					0 0 0 . New A Positive	
					For 4052A/4054A only:	
					[G] ←[ <u>data8</u> + [ <u>X</u> ]]	
LDAG data8,X	IDX	1 \$0	5	2	Condition Codes:	
LD/ ( <u>O datao;/ (</u>	<u>1074</u>				HINZVC	
					1 0 0 . New A Negative	
					0 1 0 . New A Zero 0 0 0 . New A Positive	
					For 4052A/4054A only:	-
					[G] ← [ <u>addr16</u> ]	
LDAG addr16	EXT	1 \$B	3	?	Condition Codes:	
					HINZVC	
					1 0 0 . New A Negative	
					0 1 0 . New A Zero	

	LDAG #data16	<u>IMM</u>	1	\$D3	?	For 4052A/4054A only:  [G] ← [#data16]  Condition Codes:  H I N Z V C  1 0 0 . New A Negative  0 1 0 . New A Zero  0 0 0 . New A Positive	
LDAGX	LDAGX	<u>INH</u>	1	\$FC08	?	For 4052A/4054A only:  [G] ← [X+B,X+B+1]  Condition Codes:  H I N Z V C  1 0 0 . New A Negative  0 1 0 . New A Zero  0 0 0 . New A Positive	Load G Register Double- Indexed  The word at X+B is loaded into register G (16-bit A)
LDAX	LDAX	<u>INH</u>	1	\$1C	?	For 4052/4054 & A:  [A] ← [X]+[A]  Condition Codes:  H I N Z V C	Load A Register Double- Indexed  The byte at X+A is loaded into register A

												For 4052/4054 & A:	
LDBX	LDBX	<u>INH</u> 1 \$		1 \$1D ?								$[B] \leftarrow [X] + [A]$ $Condition Codes:$	Load B Register Double- Indexed
		11111	·	Ψ12								H I N Z V C  1 0 0 . New B Negative  0 1 0 . New B Zero  0 0 0 . New B Positive	The byte at X+A is loaded into register B
												For 4052/4054 & A:	
LDXX	LDXX	INH	1	\$1A	?							$[X] \leftarrow [X+A,X+A+1]$ Condition Codes:	Load X Register Double- Indexed
		<u> </u>		<b>,</b>								H I N Z V C  1 0 0 . New X Negative  0 1 0 . New X Zero  0 0 0 . New X Positive	The 16-bit value at X+A is loaded into register A
	LDS <u>addr8</u>	DIR	2	\$9E	4							[ <u>SP(HI)</u> ] ← [ <u>addr8],</u> [ <u>SP(LO)</u> ] ← [ <u>addr8</u> + 1]	
	LDS <u>data8,X</u>	IDX	2	\$AE	6							[ <u>SP(HI)]</u> ← [ <u>data8</u> + [ <u>X]],</u> [ <u>SP(LO)</u> ] ← [ <u>data8</u> + [ <u>X]</u> + 1]	
LDS	LDS # <u>data16</u>	<u>IMM</u>	3	\$8E	3	-	X	X	0	-	-	[ <u>SP(HI)]</u> ← <u>data16(HI),</u> [ <u>SP(LO)]</u> ← <u>data16(LO)</u>	Load the Stack Pointer
	LDS <u>addr16</u>	<u>EXT</u>	3	\$BE	5							[ <u>SP(HI)</u> ] ← [ <u>addr16(HI)</u> ], [ <u>SP(LO)</u> ] ← [ <u>addr16(LO)</u> ]	

	LDX <u>addr8</u>	DIR	2	\$DE	4							[ <u>X(HI)</u> ] ← [ <u>addr8],</u> [ <u>X(LO)</u> ] ← [ <u>addr8</u> + 1]	
	LDX <u>data8,X</u>	<u>IDX</u>	2	\$EE	6							[X(HI)] ← [data8 + [X]], [X(LO)] ← [data8 + [X] + 1]	
LDX	LDX # <u>data16</u>	<u>IMM</u>	3	\$CE	3	-	X	X	0	-	-	[X(HI)] ← <u>data16(HI)</u> , [X(LO)] ← <u>data16(LO)</u>	Load the Index Register
	LDX addr16	EXT	3	\$FE	5							[X(HI)] ← [addr16(HI)], [X(LO)] ← [addr16(LO)]	
	LSR <u>A</u>	ACC	1	\$44	2								
	LSR <u>B</u>	ACC	1	\$54	2								Logical Shift Right. Bit 7 is set
LSR	LSR <u>data8,X</u>	IDX	2	\$64	7	Х	X	0	X	-	-	$0 \to \boxed{76543210} \to C$	to 0. (dividing by two)
	LSR <u>addr16</u>	EXT	3	\$74	6								
MOVLR	MOVLR	<u>INH</u>	1	\$E3	?							For 4052/4054 & A:  M[SP+1],M[SP+2] is lowest source address  M[SP+3],M[SP+4] is lowest destination address  M[SP+5],M[SP+6] is byte count (may be zero)  Data moved:  [SP] ←[SP]+6	Block Move Low to High  A block of data in memory is moved, incrementing the pointers, until the byte count is zero

			Т					_	$\top$		_	I	
												Condition codes - crashed	
												For 4052/4054 & A:	
MOVLR	MOVLR	<u>INH</u>	1	\$EC	?							M[SP+1],M[SP+2] is highest source address M[SP+3],M[SP+4] is highest destination address M[SP+5],M[SP+6] is byte count (may be zero)  Data moved: [SP] ←[SP]+6  Condition codes - crashed	Block Move High to Low  A block of data in memory is moved, decrementing the pointers, until the byte count is zero
								+	+	+	+	Condition codes - crashed	
	NEG <u>A</u>	ACC	1	\$40	2							[A] ← 0 - [A]	Negate Accumulator (2's complement)  ///// WARNING \\\\\\
NEG	NEG <u>B</u>	ACC	1	\$50	2	X	x	X	<b>X</b>	( .	- -	[B] ← 0 - [B]	The 4052/4054 set the CARRY bit exactly opposite of how it is set in the 6800 and 4052A/4054A!!
													See 6800 manual
	NEG <u>data8,X</u>	<u>IDX</u>	2	\$60	7							[ <u>data8</u> + [X]] ← 0 - [ <u>data8</u> + [X]]	Negate Memory Location (2's complement)
	NEG <u>addr16</u>	EXT	3	\$70	6							[ <u>addr16</u> ] ← 0 - [ <u>addr16</u> ]	///// WARNING \\\\\

													The 4052/4054 set the CARRY bit exactly opposite of how it is set in the 6800 and 4052A/4054A!!  See 6800 manual
							H						See 0000 manual
NOP	NOP	<u>INH</u>	1	\$01	2	-	-	-	-	-	_		No Operation
	ORA <u>A</u> #data8	<u>IMM</u>	2	\$8A	2	_						[ <u>A</u> ] ← [ <u>A</u> ] <u>∨</u> <u>data8</u>	
	ORA <u>A</u> addr8	DIR	2	\$9A	3							[A] ← [A] <u>∨</u> [addr8]	
	ORA <u>A</u> <u>data8,X</u>	IDX	2	\$AA	5	_						[ <u>A</u> ] ← [ <u>A</u> ] <u>∨</u> [ <u>data8</u> + [ <u>X</u> ]]	
	ORA <u>A</u> addr16	EXT	3	\$BA	4							[ <u>A</u> ] ← [ <u>A</u> ] <u>∨</u> [ <u>addr16</u> ]	
ORA	ORA <u>B</u> # <u>data8</u>	<u>IMM</u>	2	\$CA	2	-	X	X	0	-	-	[ <u>B</u> ] ← [ <u>B</u> ] <u>∨</u> <u>data8</u>	OR the Accumulator
	ORA <u>B</u> <u>addr8</u>	DIR	2	\$DA	3							[ <u>B]</u> ← [ <u>B</u> ] <u>∨</u> [ <u>addr8]</u>	
	ORA <u>B</u> data8,X	IDX	2	\$EA	5							[ <u>B</u> ] ← [ <u>B</u> ] <u>∨</u> [ <u>data8</u> + [ <u>X</u> ]]	
	ORA <u>B</u> addr16	EXT	3	\$FA	4							[ <u>B</u> ] ← [ <u>B</u> ] <u>∨</u> [ <u>addr16</u> ]	
PCH	PCH <u>data8</u>	<u>IMM</u>	2	\$FD	?							For 4052/4054 & A: [PC] ←Rel*4+4400	Jump to code in Patch space  This instruction forces a  JUMP to code in the patch

												CC unaffected	space. The code begins at the second byte times 4 plus 4400 hex.
PSH	PSH <u>A</u>	ACC ACC	1	\$36 \$37	4	-	-	-	-	-	-	$[[\underline{SP}]] \leftarrow [\underline{A}], [\underline{SP}] \leftarrow [\underline{SP}] - 1$ $[[\underline{SP}]] \leftarrow [\underline{B}],$ $[\underline{SP}] \leftarrow [\underline{SP}] - 1$	Push Accumulator onto the Stack
PSHRET	PSHRET data8	DIR	2	\$62	?							For 4052/4054 & A:  M([SP]+1),M([SP]+2)  ←  M([Psp]),M([Psp]+1)  [SP] ← [SP]+2  [Psp]← [Psp]+2  [X] ← [SP]+1  CC unaffected	Push return address on special stack  The return address on the regular stack is transferred to the pseudo stack referenced by the specified page zero pointer.  Programming Note:  Notice the implicit TSX at the end of the instruction!!
PSHX	PSHX <u>data8</u>	<u>INH</u>	2	\$6B	?							For 4052/4054 & A:  [SP]←[SP]-2  [X] ←M([SP]+1),M([SP]+2)  CC unaffected	Push X on the stack  The index register is pushed on the stack
PUL	PUL <u>A</u>	ACC	1	\$32	4	-	_	-	-	_	-	[SP] ← [SP] + 1, [A] ← [[SP]]  For 4052A & 4054A: [AL] ← [[SP+1]], [SP] ← [SP] + 1	Pull Data from Stack to Accumulator

												[ <u>AH</u> ] ← Trash bits	
	PUL <u>B</u>	ACC	1	\$33	4							$[\underline{SP}] \leftarrow [\underline{SP}] + 1,$ $[\underline{B}] \leftarrow [[\underline{SP}]]$ For 4052A & 4054A: $[\underline{BL}] \leftarrow [[\underline{SP+1}]],$ $[\underline{SP}] \leftarrow [\underline{SP}] + 1$ $[\underline{SP}] \leftarrow [\underline{SP}] + 1$	Condition Codes based on low byte - same as 6800
							H		$\vdash$	H		[B <u>H</u> ] ← Trash bits For 4052/4054 & A:	
DUILV	DI II V dete	INILI		<b>Ф</b> 7Е	2							[X] ←M([SP]+1),M([SP]+2) [SP]←[SP]+2	Pull X from the stack
PULX	PULX <u>data8</u>	INH	2	\$75	?							CC unaffected	The index register is pulled from the stack
	ROL <u>A</u>	ACC	1	\$49	2								
	ROL <u>B</u>	ACC	1	\$59	2								
ROL	ROL <u>data8,X</u>	IDX	2	\$69	7	X	X	X	X	-	-	C ← 76543210 ← C	Rotate left through Carry.
	ROL <u>addr16</u>	EXT	3	\$79	6								
	ROR <u>A</u>	ACC	1	\$46	2								
	ROR <u>B</u>	ACC	1	\$56	2								
ROR	ROR <u>data8,X</u>	<u>IDX</u>	2	\$66	7	X	X	X	X	-	-	$C \to 76543210 \to C$	Rotate right through Carry.
	ROR <u>addr16</u>	EXT	3	\$76	6								

RTI	RTI	<u>INH</u>	1	\$3B	10	X	x	X	x	x	x	$ \begin{array}{l} [\underline{SR}] \leftarrow [[\underline{SP}]+1], \\ [\underline{B}] \leftarrow [[\underline{SP}]+2], \\ [\underline{A}] \leftarrow [[\underline{SP}]+3], \\ [\underline{X(HI)}] \leftarrow [[\underline{SP}]+4], \\ [\underline{X(LO)}] \leftarrow [[\underline{SP}]+5], \\ [\underline{PC(HI)}] \leftarrow [[\underline{SP}]+7], \\ [\underline{SP}] \leftarrow [\underline{SP}]+7 \\ \end{array} $ For $4052A \& 4054A$ : RTI pops 11 bytes (6800 popped only 7) to restore the hardware registers to the state they were before an interrupt occurred (or SWI [ODT only] or WAI [not used in 4052 or 4054]). When the interrupt occurred, Status Register CC was pushed onto the stack and then the D and F bits in CC were set to 1 (1> Fetch B and Data A). \\ \end{array}
RTRN	RTRN	DIR	2	\$65	?							Return via the special stack  For 4052/4054 & A:  [Psp]←[Psp]-2 [B]←[A] [PC]←M([Psp]),M([Psp]+1)  CC See TAB instruction  Return via the special stack  Fetch the return address from the pseudo stack with stack pointer on page zero.  Programming Note:  An implicit TAB instruction is done!!!

RTS	RTS	<u>INH</u>	1	\$39	5	-	-	-	-	-	-	[PC(HI)] ← $[[SP] + 1]$ , [PC(LO)] ← $[[SP] + 2]$ , [SP] ← $[SP] + 2$	Return from subroutine. Pull <u>PC</u> from top of Stack and increment Stack Pointer.
SBA	SBA	<u>INH</u>	1	\$10	2	x	x	x	x	-	-	[A] ← [A] - [B]  For 4052A & 4054A: [AE] ← [AE] - [BE]	Subtract contents of Accumulator B from those of Accumulator A.  Condition Codes based on low byte of A only - same as 6800
	SBC <u>A</u> # <u>data8</u>	<u>IMM</u>	2	\$82	2							<u>[A]</u> ← <u>[A]</u> - <u>data8</u> - C	
	SBC <u>A</u> addr8	DIR	2	\$92	3							[ <u>A</u> ] ← [ <u>A</u> ] - [ <u>addr8</u> ] - C	
	SBC <u>A</u> data8,X	<u>IDX</u>	2	\$A2	5							[ <u>A</u> ] ← [ <u>A</u> ] - [ <u>data8</u> + [ <u>X</u> ]] - C	
	SBC <u>A</u> addr16	<u>EXT</u>	3	\$B2	4							[ <u>A</u> ] ← [ <u>A</u> ] - [ <u>addr16</u> ] - C	Cultivast Mars and Carry Flor
SBC	SBC <u>B</u> # <u>data8</u>	<u>IMM</u>	2	\$C2	2	X	X	X	X	-	-	[ <u>B</u> ] ← [ <u>B</u> ] - <u>data8</u> - C	Subtract Mem and Carry Flag from Accumulator
	SBC <u>B</u> addr8	<u>DIR</u>	2	\$D2	3							[ <u>B</u> ] ← [ <u>B</u> ] - [ <u>addr8</u> ] - C	
	SBC <u>B</u> <u>data8,X</u>	<u>IDX</u>	2	\$E2	5							[B] ← [B] - [data8 + [X]] - C	
	SBC <u>B</u> <u>addr16</u>	<u>EXT</u>	3	\$F2	4							[ <u>B</u> ] ← [ <u>B</u> ] - [ <u>addr16</u> ] - C	
SBUG	SBUG	<u>INH</u>	1	\$DC	?							For 4052/4054 & A:	Set debug interrupt vectors

												CC unaffected	Swap in debug interrupt vectors.
													Programming Note:  Subsequent interrupts will be serviced via vectors in B-Space from locations 2 to F in the bank with address 20. This supports the 4052 Diagnostic ROM Pack.
SDA	SDA	<u>INH</u>	1	\$18	?							For 4052/4054 & A: [CC] ← [CC] ! D [CC] D set	Set Data Space to A  Subsequent memory accesses for data will access A space
SDB	SDB	<u>INH</u>	1	\$21	?							For 4052/4054 & A: [CC] ← [CC] & NOT D [CC] D reset	Set Data Space to B  Subsequent memory accesses for data will access B space
SEC	SEC	<u>INH</u>	1	\$0D	2	1	-	-	-	-	_	C ← 1	Set the Carry Flag
SEI	SEI	<u>INH</u>	1	\$0F	2	-	-	-	-	-	1	I ← 1	Set the Interrupt Flag to disable interrupts
SEV	SEV	<u>INH</u>	1	\$0B	2	_	_	_	1	_	_	0 ← 1	Set the Overflow Flag

SFA	SFA	<u>INH</u>	1	\$03	?						For 4052/4054 & A: [CC] ← [CC] & NOT F [CC] F reset	Set Fetch Space to A  Instructions subsequent to next JSR, RTS, BSR, JMP, BRA, relative branch, RTRN, JMPAX, RTI or FPSH immediate instruction will come from DATA space
	STA <u>A</u> <u>addr8</u>	DIR	2	\$97	4						[ <u>addr8]</u> ← [ <u>A</u> ]	
	STA <u>A</u> <u>data8,X</u>	<u>IDX</u>	2	\$A7	6						[data8 + [X]] ← [A]	
	STA <u>A</u> <u>addr16</u>	EXT	3	\$B7	5						[ <u>addr16]</u> ← [ <u>A</u> ]	
STA	STA <u>B</u> <u>addr8</u>	DIR	2	\$D7	4	-	X	X	0  -	-	[ <u>addr8</u> ] ← [ <u>B</u> ]	Store Accumulator in Memory
	STA <u>B</u> <u>data8,X</u>	<u>IDX</u>	2	\$E7	6						[ <u>data8</u> + [X]] ← [ <u>B</u> ]	
	STA <u>B</u> <u>addr16</u>	EXT	3	\$F7	5						[ <u>addr16</u> ] ← [ <u>B</u> ]	
STAX	STAX	<u>INH</u>	1	\$1E	?						For $4052/4054$ & A: $[X]+[A] \leftarrow [B]$ Condition Codes: $H \text{ I N Z V C}$ 1 0 0 . New A Negative 0 1 0 . New A Zero 0 0 0 0 . New A Positive	Store B Register Double- Indexed  The byte at X+A is loaded from B register

STRK	STRK	<u>INH</u>	1	\$71	?							For 4054 & 4054A ONLY:  See 4052 Assembler pg 44 for the pseudo code.  Condition Codes: Set to the state of the A register	Given a stroke from the character stroke table in A and scale code in B, this instruction computes desired X and Y for the stroke. If the stroke has the negative bit set, the vector-drawing information needed by the 4054 display is pushed onto the stack as in VECT.
	STS <u>addr8</u>	<u>DIR</u>	2	\$9F	5							[ <u>addr8</u> ] ← [ <u>SP(HI)</u> ], [ <u>addr8</u> + 1] ← [ <u>SP(LO)</u> ]	
STS	STS <u>data8,X</u>	<u>IDX</u>	2	\$AF	7	-	x	x	0	-	-	[ <u>data8</u> + [X]] ← [ <u>SP(HI)</u> ], [ <u>data8</u> + [X] + 1] ← [ <u>SP(LO)</u> ]	Store the Stack Pointer
	STS <u>addr16</u>	<u>EXT</u>	3	\$BF	6							[addr16(HI)] ← [SP(HI)], [addr16(LO)] ← [SP(LO)]	
	STX <u>addr8</u>	<u>DIR</u>	2	\$DF	5							[ <u>addr8</u> ] ← [ <u>X(HI)</u> ], [ <u>addr8</u> + 1] ← [ <u>X(LO)</u> ]	
STX	STX <u>data8,X</u>	<u>IDX</u>	2	\$EF	7	-	x	x	0	-	_	[ <u>data8</u> + [X]] ← [X(HI)], [ <u>data8</u> + [X] + 1] ← [X(LO)]	Store the Index Register X
	STX <u>addr16</u>	<u>EXT</u>	3	\$FF	6							[ <u>addr16(HI)</u> ] ← [X(HI)], [ <u>addr16(LO)</u> ] ← [X(LO)]	

	SUB <u>A</u> # <u>data8</u>	<u>IMM</u>	2	\$80	2							[A] ← [A] - data8  For 4052A & 4054A: [AE] ← [AE] - data8	
	SUB <u>A</u> <u>addr8</u>	DIR	2	\$90	3							[A] ← [A] - [addr8]  For 4052A & 4054A: [AE] ← [AE] – [addr8]	
	SUB <u>A</u> <u>data8,X</u>	<u>IDX</u>	2	\$A0	5							[A] ← [A] - [data8 + [X]]  For 4052A & 4054A: [AL] ← [AL] – [data8 + [X]] [AH] ← Trash bits	Subtract Memory contents from Accumulator
SUB	SUB <u>A</u> <u>addr16</u>	EXT	3	\$B0	4	x	x	x	X	-	-   -	[A] ← [A] - [addr16]  For 4052A & 4054A: [AE] ← [AE] – [addr16]	Condition Codes based on low byte of A or B only - same as 6800
	SUB <u>B</u> # <u>data8</u>	<u>IMM</u>	2	\$C0	2							[B] ← [B] - data8  For 4052A & 4054A: [BE] ← [BE] - data8	
	SUB <u>B</u> <u>addr8</u>	DIR	2	\$D0	3							[B] ← [B] - [addr8]  For 4052A & 4054A: [BE] ← [BE] – [addr8]	
	SUB <u>B</u> <u>data8,X</u>	<u>IDX</u>	2	\$E0	5							[ <u>B</u> ] ← [ <u>B</u> ] - [ <u>data8</u> + [ <u>X</u> ]]	

	SUB <u>B</u> <u>addr16</u>	EXT	3	3 \$F0	4							For 4052A & 4054A:  [BL] ← [BL] – [data8 + [X]]  [BH] ← Trash bits  [B] ← [B] - [addr16]  For 4052A & 4054A:  [BE] ← [BE] – [addr16]	
SWI	SWI	<u>INH</u>	1	\$3F	12	-	-	-	-	-	1	For 4052 & 4054 like 6800: [[SP]] $\leftarrow$ [PC(LO)], [[SP] - 1] $\leftarrow$ [PC(HI)], [[SP] - 2] $\leftarrow$ [X(LO)], [[SP] - 3] $\leftarrow$ [X(HI)], [[SP] - 4] $\leftarrow$ [A], [[SP] - 5] $\leftarrow$ [B], [[SP] - 6] $\leftarrow$ [SR], [SP] $\leftarrow$ [SP] - 7, [PC(HI)] $\leftarrow$ [\$FFFA], [PC(LO)] $\leftarrow$ [\$FFFB] For 4052A & 4054A: [[SP]] $\leftarrow$ [AL], [[SP] - 1] $\leftarrow$ [AH], (G register) [[SP] - 2] $\leftarrow$ [BL], [[SP] - 3] $\leftarrow$ [BH], [[SP] - 3] $\leftarrow$ [PC(LO)], [[SP] - 5] $\leftarrow$ [PC(HI)], [[SP] - 6] $\leftarrow$ [X(LO)], [[SP] - 7] $\leftarrow$ [X(HI)], [[SP] - 8] $\leftarrow$ [AL], [[SP] - 9] $\leftarrow$ [BL], [[SP] - 10] $\leftarrow$ [SR], [SP] $\leftarrow$ [SP] $-$ 11	Software Interrupt: push registers onto Stack, decrement Stack Pointer, and jump to interrupt subroutine.  For 4052A & 4054A: RTI pops 11 bytes (6800 popped only 7) to restore the hardware registers to the state they were before an interrupt occurred (or SWI [ODT only] or WAI [not used in 4052 or 4054]).  When the interrupt occurred, Status Register CC was pushed onto the stack and then the D and F bits in CC were set to 1  (1> Fetch B and Data A).

ТАВ	ТАВ	<u>INH</u>	1	\$16	2	-	x	x	0	_	_	[B] ← [A] For 4052A & 4054A: [BE] ← [AE]	Transfer A to B  Condition Codes based on low byte of B only - same as 6800
TAP	TAP	<u>INH</u>	1	\$06	2	x	x	x	x	x	x	For 4052/4054 & A: [ <u>CC</u> ] ← [ <u>A</u> ] Low 6 bits	Transfer A to CC NOT including space bits  Set the CC register to contents of A, ignoring top two bits of A and leaving top two bits of CC unchanged.
TAPX	TAPX	<u>INH</u>	1	\$12	2	X	X	X	X	X	x	For 4052/4054 & A: [CC] ← [A] all 8 bits	Transfer A to CC including space bits  Set the CC register to contents of A. All bits moved.  Programming Note:  If the F-bit changes, instructions subsequent to next JSR, RTS, BSR, JMP, BRA, relative branch, RTRN, JMPAX, RTI or FPSH immediate instruction will come from DATA space
ТВА	ТВА	<u>INH</u>	1	\$17	2	_	x	x	0	_	-	[ <u>A</u> ] ← [ <u>B</u> ] For 4052A & 4054A:	Transfer <u>B</u> to <u>A</u>

												[ <u>AE</u> ] ← [ <u>BE</u> ]	
													Condition Codes based on low byte of A only - same as 6800
												For 4052/4054 & A:	
												[A] ← [CC] low 6-bits	Microcode Restart
TEST	TEST	<u>INH</u>	1	\$00	2	_	-	-	-	-	_	[A] to 2 high bits ←11	This instruction performs a microcode restart without
			-			-	-	-		-		CC unaffected	disturbing the hardware.
												For 4052/4054 & A:	Transfer CC Register to A – Space bits set to 11
TPA	TPA	<u>INH</u>	1	\$07	2	_	_	_	_	_	-	<ul><li>[A] ← [CC] low 6-bits</li><li>[A] to 2 high bits ←11</li></ul>	(1> Fetch B and Data A).
												CC unaffected	Microcode sets 2 high bits to 11 regardless of CC contents
												For 4052/4054 & A:	
TPAX	TPAX	<u>INH</u>	1	\$13	2	-	_	_	_	_	_	[A] ← [CC] all 8 bits moved	Transfer CC Register to A – including Space bits
						-						CC unaffected	
	TST <u>A</u>	<u>ACC</u>	1	\$4D	2							[ <u>A</u> ] - 0	
	TST <u>B</u>	<u>ACC</u>	1	\$5D	2							[ <u>B</u> ] - 0	Test the Accumulator
TST						0	x	x	0	-	-		
	TST <u>data8,X</u>	<u>IDX</u>	2	\$6D	7	-						[data8 + [X]] - 0	
	TST <u>addr16</u>	<u>EXT</u>	3	\$7D	6							[ <u>addr16</u> ] - 0	Test the Memory Location

TSX	TSX	<u>INH</u>	1	\$30	4	_	-	_	-	-		-	[ <u>X</u> ] ← [ <u>SP</u> ] + 1	Move Stack Pointer contents to Index register and increment.
TXS	TXS	<u>INH</u>	1	\$35	4	_	-	-	-	-		-	[ <u>SP</u> ] ← [ <u>X</u> ] - 1	Move Index register contents to Stack Pointer and decrement.

VECT	VECT	<u>INH</u>	1	\$72	?							For 4054 & 4054A ONLY:  See 4052 Assembler pg 48 for the pseudo code.  Condition Codes:  Set to the state of the A register	Compute Vector  This instruction pushes onto the stack the vector-drawing information needed by the display interface of the 4054.
WADG	WADG	<u>INH</u>	1	\$CD	?							For 4052A & 4054A ONLY:  See 4052 Assembler pg 44 for the pseudo code.  Condition Codes:  Set to the state of the A register	Add G to index extended  Programming note:  Cannot be used with the old 4052/4054 because interrupts (maskable and nonmaskable) will screw up the high byte of the G register
WADX	WADX,addr16	<u>EXT</u>	1	\$ED	?							For 4052/4054 & A:  [X] ←M([PC]+1,[PC]+2) +[X]  Condition Codes:  H I N Z V C  1 0 x x Result Negativ  0 1 x x Result Zero  x x 1 x Overflow  . x x x 1 Carry of bit15	Add memory to index  The sixteen-bit value in memory is added to the index register.
WAI	WAI	<u>INH</u>	1	\$3E	9	-	-	-	-	-	1	$\begin{aligned} & [[\underline{SP}]] \leftarrow [\underline{PC(LO)}], \\ & [[\underline{SP}] - 1] \leftarrow [\underline{PC(HI)}], \\ & [[\underline{SP}] - 2] \leftarrow [\underline{X(LO)}], \\ & [[\underline{SP}] - 3] \leftarrow [\underline{X(HI)}], \\ & [[\underline{SP}] - 4] \leftarrow [\underline{A}], \end{aligned}$	

[[SP] - 6] ← [SR], [SP] ← [SP] - 7 For 4052A & 4054A: [[SP]] ←[AL], [[SP] - 1] ←[AH], (G register) [[SP] - 2]←[BL], [[SP] - 3]←[BH],	Push registers onto Stack, decrement Stack Pointer, end wait for interrupt. If [I] = 1 when WAI is executed, a non-maskable interrupt is required to exit the Wait state.  Otherwise, [I] ← 1 when the interrupt occurs.
	hardware registers to the state they were before an interrupt occurred (or SWI [ODT only] or WAI [not used in 4052 or 4054]). See pg 81  When the interrupt occurred, Status Register CC was pushed onto the stack and then the D and F bits in CC were set to 1 (1> Fetch B and Data A).