
Part 1: 2-1 Multiplexer using Gate-Level Modeling

Design Diagram:




Code:

```
`timescale 1ns / 1ps
module multiplexer2to1(
   input x,
   input y,
   input s,
   output m
   );
   wire not_wire, and1_wire, and2_wire;
   not n1(not_wire, s);
   and a1(and1_wire, not_wire, x);
   and a2(and2_wire, s, y);
   or o1(m, and1_wire, and2_wire);
endmodule
```

Part 2: 3-Function

Design Diagram:




Code:

```
'timescale 1ns / 1ps
module functions(
  input A,
  input B,
  input C,
  input D,
  input E,
  output F1,
  output F2,
  output F3
  );
  assign F1 = (A \& B \& \sim C) | (A \& B \& \sim D) | (B \& C \& D);
  assign F2 = (B \& \sim C \& D \& E) | (A \& C \& E) | (A \& \sim B \& D) + (A \& \sim D \& E);
  //Logic minimization with K-map
  assign F3 = (\sim B \& \sim C) | (A \& \sim C) | (B \& D) | (\sim A \& C \& \sim D);
endmodule
```


Part 3: 2-to-1 Multiplexer using Dataflow Modeling

Design Diagram:



Code:


```
`timescale 1ns / 1ps module mux_2bit_2_to_1_dataflow( input [1:0] x, input [1:0] y, input s, output [1:0] m ); assign m[0] = (x[0] \& \sim s) | (y[0] \& s); assign m[1] = (x[1] \& \sim s) | (y[1] \& s); endmodule
```



The waveform is as expected. When the selection signal is low, the inputs from x are outputted to m. As soon as the selection signal is switched high, the inputs from y are outputted to m.

Part 4: 8-1 Multiplexer using Dataflow Modeling

Design Diagram:



Code:

```
'timescale 1ns / 1ps
module multiplexer 8to1 behav(
  input a,
  input b,
  input c,
  input d,
  input e,
  input f,
  input g,
  input h,
  input [2:0] s,
  output reg m
  // * is equivalent to all
  always @ (*)
     begin
     case (s)
       0 : m = a;
       1 : m = b;
       2 : m = c;
       3 : m = d;
       4 : m = e;
       5 : m = f;
       6 : m = g;
       7 : m = h;
     endcase
  end
endmodule
```