Mark Mitri 02/19/2022 ECE201 Project 1


Part 1: Two-read, One-write Register file

32bit Register File

```
// Mark Mitri
// ECE 201
// Project 2
// Part 1: two-read one-write Register
module registerfile (Read1, Read2, WriteReg, WriteData, RegWrite, Data1, Data2, clk);
 input [4:0] Read1, Read2, WriteReg; // typo was making the read/write 6 wide instead
of 5 wide
 input [63:0] WriteData;
 input RegWrite, clk;
 output [63:0] Data1, Data2;
 reg [63:0] RF [31:0];
 assign Data1 = RF[Read1];
 assign Data2 = RF[Read2];
 initial $readmemh("file.txt",RF);
 always @(posedge clk)
 begin
  if(RegWrite)
   RF[WriteReg] <= WriteData;
 end
Endmodule
```

```
// Mark Mitri
// ECE 201
// Project 2
// Part 1 Testbench
// inputs -> registers
// outputs -> wires
`timescale 1ns / 1ns
module twoRead_oneWrite_testbench();
 reg[4:0] R1, R2, WR;
 reg[63:0] WD;
 reg RW, clk;
 wire[63:0] D1, D2;
 registerfile u_dut(.Read1(R1), .Read2(R2), .WriteReg(WR), .WriteData(WD),
.RegWrite(RW), .Data1(D1), .Data2(D2), .clk(clk));
 always #5 clk = ~clk;
 initial
  begin
       $dumpfile("dump.vcd");
             $dumpvars;
  end
 initial
  begin
   clk = 1;
   RW = 0;
   R1 = 5'd0;
   R2 = 5'd0;
   WR = 5'd0;
   WD = 64'd0;
   #40 WD = 64'd3456;
   #1 WR = 5'd2;
   #1 RW = 1;
   #15 RW = 0:
     WD = 64'd0;
```

```
WR = 5'd0;
  #40 WD = 64'd6453;
   #1 WR = 5'd19;
  #1 RW = 1;
  #15 RW = 0;
    WD = 64'd0;
     WR = 5'd0;
  #40 WD = 64'd6453;
  #1 WR = 5'd31;
  #1 RW = 1;
  #15 RW = 0;
    WD = 64'd0;
    WR = 5'd0;
  #40 R1 = 5'd31;
     R2 = 5'd19;
  #10 R1 = 5'd19;
    R2 = 5'd2;
  #15
 $finish;
 end
endmodule
```




Part 2: 64bit ALU

ALU Design Code

```
// Mark Mitri
// ECE 201
// Project 2
// Part 2
module alu_behav(ALUctl, A, B, ALUOut, carryout, zero, overflow, negative);
 input [3:0] ALUctl;
 input [63:0] A,B;
 output reg [63:0] ALUOut;
 output carryout;
 output zero;
 output overflow;
 output negative;
 wire [8:0] tmp;
 assign tmp = \{1'b0,A\} + \{1'b0,B\};
 assign carryout = tmp[8];
 always @(ALUctl, A, B) begin
  case (ALUctl)
   4'b0000: ALUOut <= A & B; // AND
   4'b0001: ALUOut <= A | B; // ORR
   4'b0010: ALUOut <= A + B; // ADD
   4'b0011: ALUOut <= A + B; // ADDS (Add with flags
   4'b0110: ALUOut <= A - B; // SUB
   4'b0111: ALUOut <= A - B; // SUBS (Sub with flags
   4'b1001: ALUOut <= A << B; // LSL
   4'b1100: ALUOut <= A ^ B; // EOR
   default: ALUOut <= 0;
  endcase
 end
 assign overflow = ALUOut[63] ^ ALUOut[62];
 assign zero = (ALUOut == 0)? 1'b1 : 1'b0;
endmodule
```

ALU Testbench Code

```
// Mark Mitri
// ECE 201
// Project 2
// Part 2
// Testbench
'timescale 1ns / 1ns
module alu behav testbench;
reg[63:0] A,B;
reg[3:0] ALUctl;
wire[63:0] ALUOut;
wire carryout;
wire zero;
wire overflow;
wire negative;
integer i;
 alu behav dut(.ALUctl(ALUctl),.A(A),.B(B),
.ALUOut(ALUOut),.carryout(carryout),.zero(zero),.overflow(overflow),.negative(negative));
initial
  begin
   $dumpfile("dump.vcd");
   $dumpvars;
 end
initial begin
 A = 63'b10100011;
 B = 63'b11110101;
 ALUctl = 4'b0000;
 for (i=0; i \le 15; i=i+1) begin
   ALUctl = ALUctl + 4'b0001;
   #10;
 end;
 A = 63'b10100100;
 B = 63'b01011100;
end
endmodule
```



Part 3: Datapath File

Datapath Verilog Design Code

```
// Mark Mitri
// ECE 201
// Project 2
// Part 3
module datapath(C, V, N, Z, RF out, A, B, out, ALUSel, RF add, Mux, RF w, ALU out, Mux out,
clk);
 output C,V,N,Z // Flags
 output [7:0] RF out;
 input [7:0] A,B,out;
 input [4:0] ALUSel, RF add;
 input Mux, RF w, clk;
 wire [7:0] ALU out, Mux out;
 aluBehav
alu\_behav(.ALUctl(ALUSel),.A(A),.B(B),.ALUOut(ALU\_out).carryout(C),.zero(Z),.overflow
(V),.negative(N);
 register file
registerfile(.Read1(RF out),.Read2(),.WriteReg(),.WriteData(),.RegWrite(),.Data1(),.Data2(),.
clk(clk));
endmodule
```

Hand Calculations for Datapath

| | Mark Mitri | 3/6/22 |
|---|---|-----------------------|
| | ECE 201 P | De42 |
| | | |
| | Part 3: Hara calculation for each instruction | |
| | | |
| | · Using registers ×1 and ×2 as examples | |
| | XI = 0x FP XZ = 0x FOPO POPO PO | fo fofo |
| | | |
| | 0xFF = 1111 1111 &x2 = 1111 azo 11 | |
| | हळाहामा व्य | m 1111 0000 1111 0000 |
| | 1111 1111 | |
| - | AND 1111 0000 | |
| | 1111 0000 ptg = FO | |
| | | |
| | • ADO | |
| | 1/11 (11/1 | |
| | ADDA) ((1) OOOD | |
| | FOFO FOFO FOFO FIEF | |
| | | |
| | *ORR 1111 1111 | |
| | 06 1111 0000 | |
| , | FOFO POFO POFO POFF | |
| | | |
| | · AOPS IIII [[II] | |
| | 1111 0000 | |
| | Add , but will larry out flag | |
| | | |
| | 6 EOR 1111 1111 | |
| | 1111 6000 | |
| | FOOF | |
| | | |
| | | |
| | | |
| | | |

| Market Control Control Control Control | JUB 1111 1111 |
|--|---------------------------------|
| | [111 0000 FOF OFOF DFDF 1007 |
| | FOR OPOF OF DE 100F |
| | LSL 1111 1111 |
| | 111 0000 |
| | FF |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| The second section of the sect | |
| | |
| | |
| | |
| | |
| Commence of the American Commence of the American State of the Commence of the | |
| consistence that the forest policies is not come from Constitution | |
| considerable reduction is sold sold for regulations of | |
| Commission colors and commission of the first of | |
| | |
| and Applications 1 (1976) to the real Parish State of | |
| CHARLES TO STATE OF THE TAXABLE PARTY OF | |