


Introduction to Compiler Design

Lesson 18: Code Generation, part 3

Roadmap


- Last:
 - Got the basics of MIPS
 - CodeGen for *some* AST node types
- Now:
 - Do the rest of the AST nodes
 - Introduce control-flow graphs



A Quick Warm-Up: MIPS for `id = 1 + 2;`

| | | | | |
|-----------|---|------|------|-----------|
| push 1 | { | li | \$t0 | 1 |
| | | sw | \$t0 | 0(\$sp) |
| | | subu | \$sp | \$sp 4 |
| push 2 | { | li | \$t0 | 2 |
| | | sw | \$t0 | 0(\$sp) |
| | | subu | \$sp | \$sp 4 |
| pop opR | { | lw | \$t1 | 4(\$sp) |
| | | addu | \$sp | \$sp 4 |
| pop opL | { | lw | \$t0 | 4(\$sp) |
| | | addu | \$sp | \$sp 4 |
| Do 1+2 | { | add | \$t0 | \$t0 \$t1 |
| push RHS | { | sw | \$t0 | 0(\$sp) |
| | | subu | \$sp | \$sp 4 |
| push LHS | { | la | \$t0 | -8(\$fp) |
| | | sw | \$t0 | 0(\$sp) |
| | | subu | \$sp | \$sp 4 |
| pop LHS | { | lw | \$t1 | 4(\$sp) |
| | | addu | \$sp | \$sp 4 |
| pop RHS | { | lw | \$t0 | 4(\$sp) |
| | | addu | \$sp | \$sp 4 |
| Do assign | { | sw | \$t0 | 0(\$t1) |

- General-Purpose Algorithm**
- 1) Compute RHS expr on stack
 - 2) Compute LHS *location* on stack
 - 3) Pop LHS into \$t1
 - 4) Pop RHS into \$t0
 - 5) Store value \$t0 at address \$t1




Same Example if id was Global

| | | | | |
|-----------|------|------|---------------------|------------|
| push 1 | li | \$t0 | 1 | _id |
| | sw | \$t0 | 0(\$sp) | |
| | subu | \$sp | \$sp 4 | |
| push 2 | li | \$t0 | 2 | |
| | sw | \$t0 | 0(\$sp) | |
| | subu | \$sp | \$sp 4 | |
| pop opR | lw | \$t1 | 4(\$sp) | |
| | addu | \$sp | \$sp 4 | |
| pop opL | lw | \$t0 | 4(\$sp) | |
| | addu | \$sp | \$sp 4 | |
| Do 1+2 | add | \$t0 | \$t0 \$t1 | |
| push RHS | sw | \$t0 | 0(\$sp) | |
| | subu | \$sp | \$sp 4 | |
| push LHS | la | \$t0 | -8(\$fp) | |
| | sw | \$t0 | 0(\$sp) | |
| | subu | \$sp | \$sp 4 | |
| pop LHS | lw | \$t1 | 4(\$sp) | |
| | addu | \$sp | \$sp 4 | |
| pop RHS | lw | \$t0 | 4(\$sp) | |
| | addu | \$sp | \$sp 4 | |
| Do assign | sw | \$t0 | 0(\$t1) | |

General-Purpose Algorithm

- 1) Compute RHS expr on stack
- 2) Compute LHS *location* on stack
- 3) Pop LHS into \$t1
- 4) Pop RHS into \$t0
- 5) Store value \$t1 at address \$t0



Do We *Need* LHS computation ?

- This is a bit much when the LHS is a variable
 - We end up doing a single load to find the address, then a store, then a load
 - We know a lot of the computation at compile time

Static vs. Dynamic Computation

- Static
 - Perform the computation at compile-time
- Dynamic
 - Perform the computation at runtime
- As applied to memory addresses...
 - Global variable location
 - Local variable
 - Field offset

More Complex LHS addresses

- Chain of dereferences

java: a.b.c.d

- Array cell address

arr[1]

arr[c]

arr[1][c]


arr[c][1]

Dereference Computation

```
struct LinkedList{  
    int num;  
    struct LinkedList& next;  
}  
list.next.next.num = list.next.num
```

multi-step code to load this address multi-step code to load this value

- Get base addr of list
- Get offset to next field
- Load value in next field
- Get offset to next field
- Load value in next field
- Get offset to num field
- Load that address



Control-Flow Constructs

- Function calls
- Loops
- If statements

Function Call

- Two tasks:
 - Put argument *values* on the stack (pass-by-value semantics)
 - Jump to the callee preamble label
 - Bonus 3rd task: save *live* registers
 - (We don't have any in a stack machine)
- On return
 - Tear down the actual parameters
 - Retrieve and push the result value

Function-Call Example

```
int f(int arg1, int arg2){  
    return 2;  
}
```

```
int main(){  
    int a;  
    a = f(a, 4);  
}
```

```
li $t0 4           # push arg 2  
sw $t0 0($sp)      #  
subu $sp $sp 4     #  
lw $t0 -8($fp)     # push arg 1  
sw $t0 0($sp)      #  
subu $sp $sp 4     #  
jal _f             # call f (via jump and link)  
addu $sp $sp 8     # tear down actual parameters  
sw $v0 0($sp)      # retrieve and push the result  
subu $sp $sp 4     #
```


We Need a New Tool

- Control-Flow Graph
 - Important representation for program optimization
 - Helpful way to visualize source code

Control-Flow Graphs: the Other CFG

- Think of a CFG like a flowchart
 - Each block is a set of instructions
 - Execute the block, decide which block to execute next


Fig. 59



Basic Blocks

- Nodes in the CFG
- Largest run of instructions that will always be executed in sequence


```
Line1: li $t0 4  
Line2: li $t1 3  
Line3: add $t0 $t0 $t1  
Line4: sw $t0 val  
Line5: j Line2  
Line6: sw $t0 0($sp)  
Line7: subu $sp $sp 4
```



Conditional Blocks

- Branch instructions cause a node to have multiple out-edges

```
Entry: li    $t0 3
        lw    $t1 0($sp)
        beq   $t0 $t1 Exit
True:   sw    $t2 val
        nop
Exit:   li    $v0 10
        syscall
```



Generating If-Then Statements


- First, get label for the exit
- Generate the head of the if
 - Make jumps to the (not-yet placed!) exit label
- Generate the true branch
 - Write the body of the true node
- Place the exit label

If-Then Statements

```
...           lw $t0 val           # evaluate condition LHS
if (val == 1) { sw $t0 0($sp)       # push onto stack
    val = 2;   subu $sp $sp 4       #
               li $t0 1            # evaluate condition RHS
    }          sw $t0 0($sp)       # push onto stack
...           subu $sp $sp 4       #
               lw $t1 4($sp)       # pop RHS into $t1
               addu $sp $sp 4       #
               lw $t0 4($sp)       # pop LHS into $t0
               addu $sp $sp 4       #
               bne $t0 $t1 L_0    # branch if condition false
               li $t0 2            # true branch
               sw $t0 val
               nop                 # end true branch
L_0:        # successor label
               ...
```

Conditional Blocks

```
Entry: li    $t0 3
      lw    $t1 0($sp)
      beq   $t0 $t1 False
True:  sw    $t2 val
      j     Exit
False: sw    $t2 val2
      nop
Exit:  li    $v0 10
      syscall
```




Generating If-Then-Else Statements

- First, obtain names to use for the labels of the
 - false branch
 - successor
- Generate code for the branch condition
 - Can emit a jump to the (not-yet placed!) false-branch label
- Generate code for the true branch
 - Emit the code for the body of the true branch
 - Emit a jump to the (not-yet placed!) successor label
- Generate code for the false branch (similar to the true branch)
 - Emit the false-branch label
 - Emit the code for the body of the false branch
- Emit the successor label

If-Then-Else Statements

```
...           lw $t0 val           # evaluate condition LHS
if (val == 1) { sw $t0 0($sp)      # push onto stack
    val = 2;   subu $sp $sp 4      #
               li $t0 1           # evaluate condition RHS
} else {      sw $t0 0($sp)      # push onto stack
    val = 3;   subu $sp $sp 4      #
               lw $t1 4($sp)      # pop RHS into $t1
               addu $sp $sp 4      #
...           lw $t0 4($sp)      # pop LHS into $t0
               addu $sp $sp 4      #
               bne $t0 $t1 L_1    # branch if condition false
               li $t0 2           # true branch
               sw $t0 val
               j L_0              # end true branch
L_1:          # false branch
...
L_0:          # successor label
```

While Loops CFG



Generating While Loops

- Very similar to if-then stmts
 - Generate a bunch of labels
 - Label for the head of the loop
 - Label for the successor of the loop
- At the end of the loop body
 - Unconditionally jump back to the head

While Loop

```
while (val == 1) {  
    val = 2;  
}  
  
L_0:  
    lw $t0 val           # evaluate condition LHS  
    sw $t0 0($sp)        # push onto stack  
    subu $sp $sp 4       #  
    li $t0 1             # evaluate condition RHS  
    sw $t0 0($sp)        # push onto stack  
    subu $sp $sp 4       #  
    lw $t1 4($sp)        # pop RHS into $t1  
    addu $sp $sp 4       #  
    lw $t0 4($sp)        # pop LHS into $t0  
    addu $sp $sp 4       #  
    bne $t0 $t1 L_1      # branch loop end  
    li $t0 2             # Loop body  
    sw $t0 val  
    j L_0                # jump to loop head  
L_1:                     # Loop successor  
    ...
```

An Alternative Approach to Conditionals

- slt “set less than”
 - `slt $t2 $t1 $t0`
 - \$t2 is 1 when $\$t1 < \$t0$
 - \$t2 otherwise set to 0

Helper Functions

- Generate (opcode, ...args...)
 - Generate(“add”, “T0”, “T0”, “T1”)
 - writes out `add $t0, $t0, $t1`
 - Versions for fewer args as well
- Generate indexed (opcode, “Reg1”, “Reg2”, offset)
- GenPush(reg) / GenPop(reg)
- NextLabel() – Gets you a unique label
- GenLabel(L) –Places a label