

NAME:

STUDENT NUMBER:

DATE:

EXAM DIAC 20.01.2022

Q1:

Design a symmetrical OTA with **casocodes at the output**, PMOS transistors at the input and a single ended output. The load of the OTA is a capacitor of 1pF. Ensure that the rising and falling Slew-rate are at least 40V/us and the low frequency gain should be at least 60dB.

- Use a B-factor of 2
- What is the GBW that you obtain with the above specifications?
- Also calculate the non-dominant pole and pole-zero doublet
- Draw the bode-plot of your designed OTA.
- What is the phase margin of your OTA for unity feedback?

NAME:

STUDENT NUMBER:


DATE:

Q2:

For the circuit below: derive the expression for gain, bandwidth, GBW, SR and non-dominant pole.

Also calculate these values for: $V_{DD}=3.3V$, $I_{B1}=50\mu A$, $I_{B2}=10\mu A$, $C_L=1pF$,

$W_1=3\mu m$, $L_1=1\mu m$, $W_2=3\mu m$, $L_2=1\mu m$, the resistor at the source of M_1 has a value of $10k\Omega$




NAME:

STUDENT NUMBER:

DATE:

Q3

1. Amplifier A must have a DC input and output voltage of 0.5 V and a maximum input-referred thermal noise voltage of 5 nV/√Hz. Determine its minimum current consumption.
2. Determine the minimum current consumption of amplifier B for the same specifications as amplifier A. Explain the difference between both current consumptions.
3. Determine the transistor sizes in amplifier B for a noise corner frequency at 1 MHz.



$$I_{DS,n} = K'_n \frac{W}{L} (V_{GS} - V_T)^2 \left(1 + \frac{V_{DS}}{V_E L} \right)$$
$$I_{SD,p} = K'_p \frac{W}{L} (V_{SG} - V_T)^2 \left(1 + \frac{V_{SD}}{V_E L} \right)$$

V_{DD}	1 V
T	300 K
L_{min}	65 nm
K'_n	440 $\mu\text{A}/\text{V}^2$
K'_p	140 $\mu\text{A}/\text{V}^2$
V_T	0.3 V
C_{ox}	12 fF/ μm^2
V_E	5 V/ μm
$K_{F,n}$	$4 \times 10^{-39} \text{ C}^2/\mu\text{m}^2$
$K_{F,p}$	$10^{-39} \text{ C}^2/\mu\text{m}^2$