Datapath Control lines
Mux Reg Dst Mem To Reg ALUSRC Jump Branch
Access [ Regwrite
Memory [ Membrite MemRead

	R-format	Load	Store	Branch	Jump
Reglist	1	0	×	×	×
MemtoReg	0	1	×	×	×
ALUSRC	0	١	1	0	<b>×</b>
Branch	0	0	0	1	0
Jump	0	0	0	0	1
Regwrite	1	1	Ø	0	0
MemWrite	0	0	1	0	0
Memhead	0	(	0	0	0

#### Single Cycle Implementation - Performance

The clock cycle has the same length for every instruction CPI = 1

The clock cycle is determined by the longest possible path. Let's find out what is the instruction that takes the longest time:

\* The Adder for PC is not considered to take any time.

\* Access times:

Memory Unit: 200 ps ALU, Adders: 100 ps Register file: 50 ps

### R-format

fetch: Read Instruction memory	=>	200 p	)5
Decode: Read Reg file (read 2 source reg in parallel)	=>	50 6	Σ
Compute: Access ALU		100 p	
Write Back: Write into the Reg file	=>	50 P	5
		400 p	S

#### Store

fetch: Read Instruction memory	=)	200	ps
Decode: Read Reg file (read 2 source reg in parallel)	=>	50	PS
Compute: Access ALU (compute target Address)	=)	100	ps
Memory Access (write data to memory)	=)	200	ρs
		550	

## Load

fetch: Read Instruction memory	=)	200	PS
Decode: Read Reg file (reads only 1 source Address)	=>	50	ps
Compute: Access ALU (compute target Address)	=)	100	Ps
Memory Access (read data from memory)	$\Rightarrow$	200	es.
Write Back (Write to Reg file)	=>	20	ρs
ŭ		600	05

# Beg

fetch: Read Instruction memory	=)	200	ps
Decode: Read Reg file (read 2 source reg in parallel)	=)	50	PS
Compute: Access ALU (check for zero)			
Cone in Parallel	=>	100	ps
(ompute: Target Address (use an Adder)		350	ρs

\* A program with 50 instructions: 50 x length of lw (since lw is the longest instruction)