



flip flop A Each f/f must change state instantly at the same time, otherwise we might end up at the wrong state

We can use a <u>master-slave</u> approach to make sure that changes propagate instantly.




The clock behaves as such:





When D and C are 1 the state of the master becomes 1. the only way to change the value of the circuit (master) is for C to change from 1 to 0 (negative edge)



Y: output of the master f/f

Q: output of the slave f/f

Behavior of y:

When clock is 1, Y is a copy of the input D when clock is 0, Y doesn't change

Behavior of Q:

when clock is 0, Q is a copy of Y when clock is 1, Q doesn't change

Problem statement: Design the clocked sequential circuit for the

below specification using JK flip flops.

$$0 \rightarrow 1 \quad \text{by a } 1$$

$$1 \rightarrow 2 \quad \text{by a } 0$$


$$2 \rightarrow 3 \quad \text{by a } 1$$


$$3 \rightarrow 0 \quad \text{by a } 1$$

JK Excitation Table

Q(t)	Q(t+1)	J	K				
0	0	0	X				
0	1	1	X				
1	0	X	1				
1	1	X	0				
(b) <i>JK</i>							

	•									
Present State Q(t)		In put	Next State Q(t+1)		f/f in puts					
	A	B	×	A	В	JA	IC ^A	\mathcal{I}^{ϱ}	KB	
	0	0	0	0	0	0	×	O	×	_
	0	0	l	0	1	0	×	١	X	1
	0	١	0	١	0	١	X	×	١	
	0	(١	0		0	×	X	0	
	1	0	0	1	0	X	O	0	X	
	t	0	1	l	1	X	0	l	×	
	١	١	0	1	1	×	٥	×	0	
	ı	١		0	0	×	1	X	1	
										1





00 01

0

KMaps

11

10

 $J_A = B \times' \qquad K_A = B \times$

