State Table with unused states


C from RS excitation table

					I	ı			. `	J					l
	Pr	eser	nt st	ate	Input	Ne	×+	state	t	1,0	flop	י טט	f put	5	output
we notice that we	_	Α	В	C	×	A	B	С	SA	RA	56	RB	5,	R _c	y
are missing 000 ->	2	O	0)	0	0	0	1	0	×	0	×	X	0	0
\downarrow	3	0	0)	1	0	١	0	0	×	1	0	0	(0
we are missing states 0,6,7	4	0	١	0	0	0	١	1	0	×	×	0	1	0	0
(for both by a 1 and 0	5	0	ı	0	1	١	0	0	1	0	0	١	0	×	0
transitions), which will	6	0	١	١	0	0	0	1	0	×	0)	×	0	0
become don't cares	7	0	1	١	1	1	0	0		0	0	1	0	l	0
\uparrow	8	ı	0	0	ð	1	0	I	X	0	0	×	١	0	0
We are	٩	1	0	0	١		0	0	×	0	0	×	0	×	1
a150	10	١	D	l	0	0	0	1	0	l	0	×	×	0	0
missing and 110	11	١	0	[(0	0	X	0	0	×	0	l	1
111															•


SAC	×				R _A C	×				Sb	×				R _B	×			
AB	09	01	- U	10	AB	00	0(lι	10	AB	00	01	ĮΙ	10	AB	00	01	11	10
00	×	X			00	X	X	×	x	0.0	×	X			00	X	X		X
01		I	١		01	X			X	٥ı	X				01			\bigwedge	
11	X	×	×	×	11	K	X	×	X	11	X	×	X	X	11	X	×	\bigvee	*
lo	×	X	×		10				N	01					10	×	X	×	X
	SA	= B)	Κ			μ	A =	CX,			S	B =	A, B	X		p	LB=	ßχ	+ 60

* Is the circuit self correcting?

- A self-correcting circuit is one that, if it enters an unused or invalid state



$$\frac{ABC}{000} \times \frac{X}{I} = 0 \text{ Jinage } S_{B} = 1 \text{ Jinage } S_{C} = 0 \text{ Jinage } S_{C$$




Synchronous Counters

A sequential circuit that goes through a predefined sequence of States upon application of input pulses is called a counter.

Counters are useful for generating timing sequences to control operations in a digital system. No external input, no external output.

eg. 1 > 2 > 3 -> 4 -> 5 -> 6 -> 7



Q(t) Present state	Q(t+1) Next state	
A B C	ABC	TA TB Tc * A T flip flop is generally considered
0 0 0	0 0 1	0 0 1 the better choice building Synchrono
0 0 /	0 1 0	O Counters due to its
0 1 0	0 1	0 0 1 toggling behavior
0	1 0 0	
1 0 0	1 0 1	0 0 1 T=0 no chan
101	1 0	0 T = Q'(t)
1 1 0	1 1	0 0 [
1 1 1	0 0 0	1 1

91