Memory Read and write operations

Read (using Multiplexers):

- 1. Transfer the binary address of the desired word to the address line (tells the memory where to read from)
- 2. Activate read control line (tells memory to perform read operation)

Write (using decoder):

- 1. Transfer the binary address of the desired word to the address lines (tells the memory where to store the data)
- 2. Transfer data bits that must be stored in memory to the data output line (data we want to write)
- 3. Activate the write control line (tells memory to perform write operation)

Temporal Locality: When an instruction is executed or data is accessed, it is stored in the cache because there is a high probability it will be accessed again.

eg. (loop variables)

```
while (condition) {
  i++; // access variable
} // for 100 iterations, the variable would be referenced again and again
```


Spatial Locality: When an instruction is executed or data is accessed, nearby items are also loaded into the cache because there's a high probability they'll be accessed soon

```
eg. Arrays and vectors
```

Cache Hit: a memory access where the data is already in cache Cache Miss: a memory access where data isn't in the cache Hit ratio: (# of cache accesses)/(# of total accesses)

Data gets into the cache by a read operation only.

Cache/Memory Example: C = A + B (read A, read B, write C)



What we bring in-to the cache is based on the principle of locality.

Direct Mapping: Each block of main memory maps to only one cache line:

(block #) mod (# of lines)

Direct mapped cache example:

Cache size 4 (r = 2), memory size: 32 blocks (s = 5)

Line 0: block 0, 4, 8, 12 Line 1: block 1, 5, 9, 13

Replacement Policies:

- When cache is full, a line must be replaced
- Most common strategy: Least Recently Used (LRU)

Write Policies:

- Write-through: Update RAM every time cache is updated
- Write-back: Delay RAM update until block is evicted from cache

Cache: Direct Mapping Address Structure

Direct Mapping Fundamentals

- · Main Memory Structure:
- Memory is divided into blocks (eg. 64 blocks)
- Cache is made of lines
- · Cache Mapping Formula:
 - A memory block maps to a specific cache line cache line index = (block #) mod (# of lines)

Example:

- Main Memory has 32 blocks (0-31), cache has 4 lines (0-3) * Unrealistic Example
- Block 25 maps to line 1 (25 mod 4 = 1)
- Block 4 and block 16 both map to line 0
- Consequence: If block 4 is in line 0, and block 16 is loaded, then block 4 gets evicted

Tag and Line Number: Address Breakdown

- · When we store to cache, we want to store the block # alongside the data data, to better be able to check the cache for hits/misses
- · But we don't want to store the entire block # since that would take up too much space

If we have a 4-line cache, any block # that is a multiple of 4 will map to line 0 Likewise, any mem block # that is a (multiple of 4) + 1 will map to cache line 1

	Mem block #	block # binary		Mem block #	block # binary
line 0:	block O	0 0 0 0 0	line 1:	block 1	00001
	block 4	00100		block 5	00101
	block 8	0 1 0 0 0		block 9	0 1 0 0 1
	block 12	0 1 1 0 0		block 13	0 1 1 0 1
	•	١		;	\
	· I			• 1	

We notice that the last 2 digits are the same, so we can simply store the first 3 digits and add back the last 2 digits on the fly when we want to access the cache. This "truncated" block # is called the tag

When a block is loaded into a cache line, its identity must be memoized using a tag

- · Tag = top bits of the address (unique identifier)
- · Line Number = lower bits (used to index into the cache)

General Formula

- · Address size; S bits (memory size = 25)
- · Cache size: 2 lines (line index size = B bits)
- · Tag size = 5-B

Example:


- · Memory has 32 blocks = 5 bit address (S = 5)
- · Cache has 4 lines = 2 bit line # (R=2)
- · Tag = 5-2 = 3 bits

Cache Structure

Each cache line contains:


- · Valid/invalid bit (V/I): Indicates if the data is valid
- · Tag: Used for identifying the block stored
- · Dafa: The contents of the block


Cache Line Format



Tag and data bit width will depend on the system being described

Direct Mapping Address Structure





- · 5 = Total address bits
- · R = Bits for line index
- · W = Bits for word index (If multiple words per block. If only 1 word per block, we don't include a partition for the word index)
- · B = Bits for byte index (if the system uses byte addressing, otherwise we don't include this partition for the byte index)

Address Decomposition for Word and Byte Addressing

Scenarios:

- · Word Addressing, I word per block
 - Tag line index
- · Word Addressing, multiple words per block


	٠,	
tag	line index	word index

· Byte Addressing, I word per block, word size = 4 bytes

ı			
	Tag	line index	byte offset (2 bits)

· Byte Addressing, multiple words per block

Tag line index	word index	byte	offset
----------------	------------	------	--------



Cache Initialization and Context Switching

- · On program startup: all cache lines are marked invalid
- · On context switch:
 - Previous process's cache data becomes irrelevant
 - All cache lines are again marked invalid
- · Valid bit is set to I only when new block data is loaded

Total cache size calculation

Total cache size = # of lines × (1 + Tag Bits + Data bits)

Find the total # of bytes for a direct mapping cache to store 64 KB in 1- word blocks assuming a word size of 32 bits and MIPS addressing

(Break down the specifications:

- Word size = 32 bits -> 32 bit address
- Block size = 1 word
- Addressing mode: byte addressing (from what we know of MIPS)
- Data: 64 KB

Block size = 1 word -> Since we only have 1 word per block, we don't need to allocate any bits for word select


Word size = 32 bits \rightarrow 4B = $2^{2}B \rightarrow$ Allocate 2 bits for addressing byte # (addressing)

Data = 64 KB = 64 × $2^{10}B = 2^{6} \times 2^{10}B = 2^{16}B$ (s # of lines = $\frac{Data \ size}{11 \times 4 \times 32} = \frac{2^{16}B}{7^{2}B} = 2^{14}$ lines

Address Structure

Tag	line #	byte #
169	14 6	26

Cache Structure



Total cache size

$$2^{14} \text{ times}_{\times} \times 49 \text{ bits/time} = (49 \cdot 2^{14}) \text{ bits}$$

= $(49 \cdot 2^{11}) \text{ Bytes} = (49 \cdot 2 \text{ k}) \text{ B} = 98 \text{ kg}$

* b = bits

* B = bytes