Memory

1 cell = 1 bit

8 cells = 8 bits = 1 byte

4 bytes = 1 word (in MIPS)

Read: uses MUX

Write: In order to get to a specific location: uses decoders Memory is built from small components to bigger components

To access a specific memory location: we access the bigger structures first (big -> small access strategy)

Addressing

* MIPS uses byte Addressing

To represent the number of addressable units in a system:

2 × m where K is the Address size, m = word size

2" distinct addiesses -> 2" distinct words

Array of RAM chips

We can increase memory chips or increase the size of a word

If we have the RAM config $1K \times 8 = 2^{10} \times 8$ $(1K = 2^{10} = 1024 \Rightarrow has 1024 words, each word being 8 bits)$

Say we want to increase our memory capacity by 10 \rightarrow we want to have 10240 worlds We'll put 10 chips together \rightarrow C_0 to C_q

- Say we then want to access word 3079, then we need to have a method for how we can access the correct memory location.
- Since we have 1024-word chips, then we consider that if we want to find word 1023, it will be on the first chip, Co, and word 1024 on C, b 3079 = 1024×3 + 7 => our target word is on chip 3 with a word offset of 7

$$3079 = 3 \times 1024 + 7 = 2 \times 1024 + 1024 + 7$$

$$2'' + 2^{10} + 111$$


Absolute Address: | 0 0 0 0 0 0 0 1 1

If we have 32-bit Addresses, then we'll have to pad the absolute address with a bunch of zeros.

The absolute Address is partitioned (from right to left) into fields

The size of the offset = size of the chip's address by in our case, the originally stated memory config was $1K \times 8 \rightarrow$ the address is 10 bits $\left(\frac{1}{1}K = 2^{10}\right)$

32 bit Address:



We'll implement a decoder to act as our chip selector. Since we have 10 chips, we need to implement a decoder that accepts a 4-bit input to accommodate all possible chip selections 0-9

