

(a)
WSE
(b)
(c)
(d)
(e)
input
virtual cpu
output
4 40 3 72
7 67 3 56 0 13
[tag]
[tag anchor]
[modulo]
[tag anchor]
[increment]
[logical or]
[tag anchor]
[tag anchor]
core 0
core 2
core 3