

Reference Data

1

	•		Reference I	Data
RV32I BASE	INTE	GER INSTRUCTIONS, in al	phabetical order	
MNEMONIC	FMT	NAME	DESCRIPTION (in Verilog)	NOTE
add	R	ADD	R[rd] = R[rs1] + R[rs2]	
addi	ï	ADD Immediate	R[rd] = R[rs1] + imm	
and	R	AND	R[rd] = R[rs1] & R[rs2]	
andi	I	AND Immediate	R[rd] = R[rs1] & imm	
auipc	U	Add Upper Immediate to PC	$R[rd] = PC + \{imm, 12'b0\}$	
•				
beq	SB	Branch EQual	if(R[rs1]==R[rs2) PC=PC+{imm,1b'0}	
bge	SB	Branch Greater than or Equal	if(R[rs1]>=R[rs2) PC=PC+{imm,1b'0}	
bgeu	SB	$Branch \geq Unsigned$	if(R[rs1]>=R[rs2) PC=PC+{imm,1b'0}	2)
blt	SB	Branch Less Than	if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}</td"><td></td></r[rs2)>	
bltu		Branch Less Than Unsigned	if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}</td"><td>2)</td></r[rs2)>	2)
bne		Branch Not Equal	if(R[rs1]!=R[rs2) PC=PC+{imm,1b'0}	2)
csrrc	I	Cont./Stat.RegRead&Clear	$R[rd] = CSR; CSR = CSR \& \sim R[rs1]$	
csrrci	1			
		Cont./Stat.RegRead&Clear Imm	$R[rd] = CSR;CSR = CSR \& \sim imm$	
csrrs	I	Cont./Stat.RegRead&Set	$R[rd] = CSR; CSR = CSR \mid R[rs1]$	
csrrsi	I	Cont./Stat.RegRead&Set Imm	$R[rd] = CSR; CSR = CSR \mid imm$	
csrrw	I	Cont./Stat.RegRead&Write	R[rd] = CSR; CSR = R[rs1]	
csrrwi	I	Cont./Stat.Reg Read&Write	R[rd] = CSR; CSR = imm	
	- 20	Imm		
ebreak	I	Environment BREAK	Transfer control to debugger	
ecall	I	Environment CALL	Transfer control to operating system	
fence	ī	Synch thread	Synchronizes threads	
fence.i	ī	Synch Instr & Data	Synchronizes writes to instruction	
		We in a second control of the second control	stream	
jal		Jump & Link	$R[rd] = PC+4; PC = PC + \{imm, 1b'0\}$	
jalr	I	Jump & Link Register	R[rd] = PC+4; $PC = R[rs1]+imm$	
lb	I	Load Byte	$R[rd] = {24'bM[](7),M[R[rs1]+imm](7:0)}$	3) 4)
lbu	I	Load Byte Unsigned	$R[rd] = \{24'b0,M[R[rs1]+imm](7:0)\}$,
lh	I	Load Halfword	$R[rd] = {16'bM[](15),M[R[rs1]+imm](15:0)}$	
lhu	I	Load Halfword Unsigned	$R[rd] = \{16'b0, M[R[rs1] + imm](15:0)\}$	4)
lui	U	Load Upper Immediate	R[rd] = {imm, 12'b0}	7)
1 w	I	Load Word	$R[rd] = \{M[R[rs1]+imm](31:0)\}$	
or	R	OR		
ori	1000	1993 C	$R[rd] = R[rs1] \mid R[rs2]$	4)
	I	OR Immediate	$R[rd] = R[rs1] \mid imm$	
sb	S	Store Byte	M[R[rs1]+imm](7:0) = R[rs2](7:0)	
sh	S	Store Halfword	M[R[rs1]+imm](15:0) = R[rs2](15:0)	
sll	R	Shift Left	R[rd] = R[rs1] << R[rs2]	
slli	I	Shift Left Immediate	R[rd] = R[rs1] << imm	
slt	R	Set Less Than	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0	
slti	I	Set Less Than Immediate	R[rd] = (R[rs1] < imm) ? 1 : 0	
sltiu	I	Set < Immediate Unsigned	R[rd] = (R[rs1] < imm) ? 1 : 0	
sltu	R	Set Less Than Unsigned	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0	
sra	R	Shift Right Arithmetic	$R[rd] = R[rs1] \gg R[rs2]$	
srai	I	Shift Right Arith Imm	$R[rd] = R[rs1] \gg imm$	2)
srl	R	Shift Right (Word)	R[rd] = R[rs1] >> R[rs2]	2)
srli	I	Shift Right Immediate	R[rd] = R[rs1] >> imm	5)
sub, subw	R	SUBtract (Word)	R[rd] = R[rs1] - R[rs2]	5)
sw sw	S	Store Word	M[R[rs1]+imm](31:0) = R[rs2](31:0)	
xor	R	XOR	1988 - F. B.	
xori	I		$R[rd] = R[rs1] \wedge R[rs2]$	
MOL1	1	XOR Immediate	$R[rd] = R[rs1] \wedge imm$	

Notes: 1) Operation assumes unsigned integers (instead of 2's complement)

- The least significant bit of the branch address in jalr is set to 0
 (signed) Load instructions extend the sign bit of data to fill the 32-bit register
 Replicates the sign bit to fill in the leftmost bits of the result during right shift
 Multiply with one operand signed and one unsigned
 The Single version does a single-precision operation using the rightmost 32 bits of a 64-bit first single. bit F register
- 7) Classify writes a 10-bit mask to show which properties are true (e.g., -inf, -0,+0, +inf,
- denorm, ...)

 8) Atomic memory operation; nothing else can interpose itself between the read and the write of the memory location

 The immediate field is sign-extended in RISC-V

CORE INSTRUCTION FORMATS

	31	27	26	25	24	20	19	15	14	12	11	7	6	0
R		funct7			r	s2	r	s1	fur	nct3	re	i	Opco	ode
I		imı	m[11	:0]			r	s1	fur	ict3	re	i	Opco	ode
\mathbf{s}		imm[11:5	5]		r	s2	r	s1	fur	nct3	imm	[4:0]	opco	ode
SB		imm[12 10	:5]		r	s2	r	s1	fur	ict3	imm[4	:1 11]	opco	ode
U				ir	nm[31	:12]	554				re	i	opco	ode
UJ			in	nm[20	0 10:1	11 19	12]				re	i	opco	ode

OPCODES IN NUMERICAL ORDER BY OPCODE

MNEMONIC	FMT	OPCODE	FUNCT3		MM HEXADECIMAL
1b	I	0000011	000	. OHOIT OK II	03/0
lh	Î	0000011	001		03/1
lw	Ī	0000011	010		03/2
	*	0000011	010		03/2
lbu	I	0000011	100		03/4
lhu	I	0000011	101		03/5
fence	I	0001111	000		OF/0
fence.i	I	0001111	001		0F/1
addi	I	0010011	000		13/0
slli	I	0010011	001	0000000	13/1/00
slti	Î	0010011	010		13/2
sltiu	I	0010011	011		13/3
xori	I	0010011	100		13/4
srli	I	0010011	101	0000000	13/5/00
srai	Ī	0010011	101	0100000	13/5/20
ori	Ī	0010011	110		13/6
andi	Î	0010011	111		13/7
sb	S	0100011	000		23/0
sh	S	0100011	001		23/1
SW	S	0100011	010		23/2
add	R	0110011	000	0000000	33/0/00
sub	R	0110011	000	0100000	33/0/20
sll	R	0110011	001	0000000	33/1/00
slt	R	0110011	010	0000000	33/2/00
sltu	R	0110011	011	0000000	33/3/00
xor	R	0110011	100	0000000	33/4/00
srl	R	0110011	101	0000000	33/5/00
sra	R	0110011	101	0100000	33/5/20
or	R	0110011	110	0000000	33/6/00
and	R	0110011	111	0000000	33/7/00
lui	U	0110111			37
beg	SB	1100011	000		63/0
bne	SB	1100011	001		63/1
blt	SB	1100011	100		63/4
bge	SB	1100011	101		63/5
bltu	SB	1100011	110		63/6
bgeu	SB	1100011	111		63/7
jalr	I	1100011	000		67/0
jal	ÚJ	1101111	000		6F
742	OJ				O1

REGISTER NAME, USE, CALLING CONVENTION

a
(4
_

REGISTER	NAME	USE	SAVER
x 0	zero	The constant value 0	N.A.
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	
x4	tp	Thread pointer	
x5-x7	t0-t2	Temporaries	Caller
x8	s0/fp	Saved register/Frame pointer	Callee
x9	s1	Saved register	Callee
x10-x11	a0-a1	Function arguments/Return values	Caller
x12-x17	a2-a7	Function arguments	Caller
x18-x27	s2-s11	Saved registers	Callee
x28-x31	t3-t6	Temporaries	Caller
f0-f7	ft0-ft7	FP Temporaries	Caller
f8-f9	fs0-fs1	FP Saved registers	Callee
f10-f11	fa0-fa1	FP Function arguments/Return values	Caller
f12-f17	fa2-fa7	FP Function arguments	Caller
f18-f27	fs2-fs11	FP Saved registers	Callee
f28-f31	ft8-ft11	R[rd] = R[rs1] + R[rs2]	Caller