


→ CPU vs. GPU



Arithmetic Logic Unit: ALUs do the arithmetic.

CPU has few
large ALUs per core

GPU tiles the die w/ loads of
smaller ones for parallel throughput

Per-thread control: fetch, decode, branches, scheduling

CPU replicate heavy
control per core for branchy
code

GPUs use SIMT:
one instruction for
many threads
control stays thin

Cache and Memory:

CPU devote huge
area to L3/L2/L1 so
one thread hides DRAM
latency

GPUs keep little
on-chip cache and wide latency
by switching warps instead


CPUs spend area on cache and control for a few wide, sequential cores. GPUs spend it on ALU density and lean control for massive parallelism.

⇒ DIFFERENT FUNCTIONALITIES:

> Running Sum

$$y[i] = y[i-1] + x[i]$$


↳ each element depends on the last one



> Multiply every element

$$y[i] = 2 * x[i]$$

↳ every element is independent



◆ When every element is independent, the GPU fires all 32 ALUs at the same time. The CPU has to sequence through 16 elements per core. The GPU finishes in one flash.

→ The Workhorse.


⇒ Streaming Multiprocessor



⇒ H100 style partitioning


*NVIDIA's unit of execution
Streaming Multiprocessor (SM);*

- runs warps of threads
- keeps per-thread state in a large register file
- hides latency by switching warps every cycle when operands are ready not by huge speculative CPU machinery




→ The full chip.

⇒ Device Architecture



⇒ Memory Hierarchy



REGISTERS

The closest storage to each thread's execution: operands, indices, and a small working set. Spills force traffic to slower memory, so keeping the hot set in registers matters.

Bandwidth	~20 TB/s
Latency	1 cycle
Scope	Per-thread, private

