
Essentials of GPU

Why don't we use only CPU?

Transistor

- Electronic switch controls electric current on a device
- Fundamental building block of all modern chips
- Process size dimension of the smallest feature (e.g. transistor) ⇒ can place more transistors on the same area
- More transistors

 faster hardware



Moore's law

- Number of transistors on a chip doubles every 18 months
- As time goes by, process size decreases
- Number of transistor grows exponentially




Fig. 1. Moore's Law is still valid for both CPUs and GPUs.

• Energy consumption per transistor reduces with decreasing process size (a)




Fig. 4. Process Size vs. (a) Energy consumption per billion transistor. (b) Energy consumption per area. (c) Base clock speed.

* Figure represents characteristics of GPUs, but this is applicable for CPUs too

- Energy consumption per transistor reduces with decreasing process size (a)
- Power usage stays constant in various process sizes (b)




Fig. 4. Process Size vs. (a) Energy consumption per billion transistor. (b) Energy consumption per area. (c) Base clock speed.

- Energy consumption per transistor reduces with decreasing process size (a)
- Power usage stays kinda constant in various process sizes (b)




Fig. 4. Process Size vs. (a) Energy consumption per billion transistor. (b) Energy consumption per area. (c) Base clock speed.

- Energy consumption per transistor reduces with decreasing process size (a)
- Power usage stays kinda constant in various process sizes (b)
- Clock frequency increases (hardware is faster) when you have more transistors per area block (c)




Fig. 4. Process Size vs. (a) Energy consumption per billion transistor. (b) Energy consumption per area. (c) Base clock speed.

 At 4-5nm scale transistors become affected by random electron fluctuations



- At 4-5nm scale transistors become affected by random electron fluctuations
- Chip's circuits are manufactured with photolithography



- At 4-5nm scale transistors become affected by random electron fluctuations
- Chip's circuits are manufactured with photolithography — you can't create circuits smaller half the frequency of the light wave (~10 nm)



- At 4-5nm scale transistors become affected by random electron fluctuations
- Chip's circuits are manufactured with photolithography — you can't create circuits smaller half the frequency of the light wave (~10 nm)

 Takeaway: we are limited in scaling hardware performance




- At 4-5nm scale transistors become affected by random electron fluctuations
- Chip's circuits are manufactured with photolithography — you can't create circuits smaller half the frequency of the light wave (~10 nm)

 Takeaway: we are limited in scaling hardware performance, but we can optimize the parts we need for parallel computation




GPUs are more energy efficient than CPUs


You can get more performance per Watt on GPUs for numerical operations




GPU programming paradigm

CPU vs. GPU architecture







Complex control logic




- Complex control logic
- More transistors to data caching & flow control (Larger caches)




- Complex control logic
- More transistors to data caching & flow control (Larger caches)
- Better at executing sequential operations
 - Fewer execution units
 - Higher clock speeds



- Complex control logic
- More transistors to data caching & flow control (Larger caches)
- Better at executing sequential operations
 - Fewer execution units
 - Higher clock speeds
 - Fast single-thread performance
 - Newer CPUs have more parallelism






Shared control blocks across multiple cores


Core Con trol


GPU architecture



DRAM

- Shared control blocks across multiple cores
- More transistors to data processing







- Shared control blocks across multiple cores
- More transistors to data processing
- Built for parallel operations


L2 Cache

DRAM





- Shared control blocks across multiple cores
- More transistors to data processing
- Built for parallel operations
- Slow single-thread performance (due to latency), amortized by parallel computation






- Shared control blocks across multiple cores
- More transistors to data processing
- Built for parallel operations
- Slow single-thread performance (due to latency), amortized by parallel computation
- Higher instruction throughput compared to CPU with similar price and power consumption

CUDA programming model

CUDA (Compute Unified Device Architecture)


- Parallel computing platform on NVIDIA-built hardware
- API for writing software on NVIDIA GPUs
- The same program can run on any device regardless of their compute capability



Different GPUs execute the same program

CUDA (Compute Unified Device Architecture)

- Parallel computing platform on NVIDIA-built hardware
- API for writing software on NVIDIA GPUs
- The same program can run on any device regardless of their compute capability (kinda)
 - We have backward compatibility
 - We don't have forward compatibility (can't use new instructions on the older GPUs)



Different GPUs execute the same program

CUDA (Compute Unified Device Architecture)


- Parallel computing platform on NVIDIA-built hardware
- API for writing software on NVIDIA GPUs
- The same program can run on any device regardless of their compute capability (kinda)
 - We have backward compatibility
 - We don't have forward compatibility (can't use new instructions on the older GPUs)

Major Revision Number	NVIDIA GPU Architecture
9	NVIDIA Hopper GPU Architecture
8	NVIDIA Ampere GPU Architecture
7	NVIDIA Volta GPU Architecture
6	NVIDIA Pascal GPU Architecture
5	NVIDIA Maxwell GPU Architecture
3	NVIDIA Kepler GPU Architecture

Compute capability versions


An example of GPU computation. Kernels

- GPU execute kernels a functions executed with set of instructions on a device in parallel (addition, matrix multiplication, etc.)
- Kernel is launched in parallel on different parts of GPU
- Each part computes a portion of a result:



An example of GPU computation. Kernels


- GPU execute kernels a functions executed with set of instructions on a device in parallel (addition, matrix multiplication, etc.)
- Kernel is launched in parallel on different parts of GPU
- Each part computes a portion of a result:




Parallel execution

Streaming Multiprocessor (SM)


- Basic operational unit on a GPU
- Contains computation and data loading logic:
 - Arithmetical units
 - Registers (thousands)
 - Warp schedulers (for issuing instructions)
 - Cache units (L1, constant cache, texture cache)
 - Shared memory
 - On H100 and newer blocks for fast memory transfer (TMA)
- Some resources are shared during the execution (memory, cache)




- Program launches threads number of threads on SM is limited
 - Current GPUs support up to 1024 threads




- Threads are grouped in thread blocks
 - Required to execute independently
- Threads within a thread block can cooperate
 - Shared memory (see later)
 - Synchronization primitives




- Thread blocks are grouped in grids
- Thread blocks and grids can be logically arranged in 1D, 2D, 3D





- Threads in a thread block are guaranteed to launch on the same SM
- Threads are organized and launched in warps groups of 32 threads
- If there are less threads needed, warp will be padded with inactive threads
- Like in a thread block, threads in a warp can cooperate via warp-level primitives




Physical level for CUDA model

- Single Instruction Multiple Threads (SIMT) threads in a warp execute the same instruction during every clock cycle
 - Branch divergence is processed accordingly (and can affect performance):

```
if (threadIdx.x < 4) {
    A;
    B;
} else {
    X;
    Y;
    A;
    B;
    Time</pre>
```

GPU memory


- Global memory (HBM, high-bandwidth memory) a lot, but slow. Frequently accessed elements are stored in L2 cache
- Shared memory shared across SM much smaller, but fastest
- Runtime variables are stored in registers
- Memory access can bottleneck execution



Memory hierarchy on Nvidia A100-40Gb

GPU memory

- The rate at which bandwidth increases is slower as the increase in computational power
- — Usually, this is the memory which is a bottleneck



GPU memory. Global memory

- Accessible for all threads
- Slowest, but largest in size
- Accessed by vectorized memory transactions via 32-, 64-, 128-byte
 - Multiple threads accesses can be packed in a single transaction (coalesced memory access)




(a) coalesced memory access

(a) uncoalesced memory access. Multiple transactions

GPU memory. Global memory

- Accessible for all threads
- Slowest, but largest in size
- Accessed by vectorized memory transactions via 32-, 64-, 128-byte
 - Multiple threads accesses can be packed in a single transaction (coalesced memory access)
 - Addresses should be aligned starting address must be divisible by 128



GPU memory. Shared memory


- Shared memory is directly on the chip \Longrightarrow lower latency than global memory
- We can't share memory between ALL cores & can't get this fastest access for HBM
- Accessible for all threads in a thread blocks

GPU memory. Shared memory

- Shared memory is directly on the chip \Longrightarrow lower latency than global memory
- We can't share memory between ALL cores & can't get this fastest access for HBM
- Accessible for all threads in a thread blocks
- Organized into 32 banks (not a coincidence!)




```
__shared__ float s[64];
```




GPU memory. Shared memory. Conflict-Free Access

 If threads access the different banks — no bank conflicts and load everything as fast as possible (consider lane as an individual thread in a warp):




If threads access the same bank — no conflict due to broadcasting:




GPU memory. Shared memory. Bank conflicts

- If threads access different addresses in a bank — bank conflict occurs
- Banks can only serve one load per cycle
- The access will be serialized



GPU memory. Shared memory example usage

- Accessible for all threads in a thread block
- In matrix multiplication, one thread block can compute a tile of the output matrix:
 - Each thread loads one element of *input tile of A* and *B* into the shared memory
 - Each thread accesses only shared memory & computes one element of *output tile of C*
- Only 2 reads and 1 write per thread per tile
- IO is reduced proportionally to tile size




B matrix

Ktille

How to communicate between thread blocks?

- Cooperative groups API can synchronize between block clusters
- On Hopper Architecture (H100, H200) thread clusters can communicate within distributed shared memory
 - Thread block clusters are guaranteed to be co-scheduled on a GPU Processing Cluster (GPC) in the GPU (cluster os SMs)




How to communicate between thread blocks?

- Cooperative groups API can synchronize between block clusters
- On Hopper Architecture (H100, H200) thread clusters can communicate within distributed shared memory
- Atomic operations on Global Memory safe updates to shared variables without race conditions
 - No other thread can interrupt the execution of currently started operation

Heterogeneous Programming Approach

- Host CPU launches a program
- Device GPU executes the program
- Device & Host synchronize
- Something similar, right?



Thanks for attention!